

Solidigm™ D5-P5530 (Formerly Intel® SSD D5-P5530)

Solidigm™ D5-P5530 Product Specification, January 2022

Revision 002



Intel® SSD D5-P5530

Product Specification

- Capacities:
 - 960GB, 1.92TB, 3.84TB
- Performance^{1,2}
 - Seq. R/W 128K QD256: Up to 6500/3500 MB/s³
 - 4K QD1 Random Latency (typ.) R/W: 65/16 μs
 - 4K QD1 Sequential Latency (typ.) R/W: 10/13 μs
 - Random 4KB⁴ (QD32 x 8 workers) R/W: Up to 875K/100K IOPS
- Media
 - 128-Layer TLC⁵
- Supported Operating Systems
 - Windows Server 2022, Windows Server 2019, Windows Server 2016
 - RHEL 7.8, 7.9 & 8.3
 - SLES 15
- Driver Certifications
 - Intel Developed Windows NVMe SSD Driver
 - Intel Developed ESXi VMD Driver
 - VMware IOVP ESXi 7.0
 - VMware vSAN ESXi 7.0
 - Windows Hardware Compatibility Program (Inbox Driver) - Server 2022, Server 2019, Server 2016
 - UEFI 2.7
- Hardware-based AES-256 XTS Mode Encryption
- Compliance
 - NVM Express 1.3c
 - NVM Express Management Interface 1.0a
 - PCI Express Base Specification Rev 4.0
 - SFF-8639 Module Specification Rev 3.0, Ver 1.05⁶
 - PCI Express Card Electro-Mechanical Spec. Rev 3.0
- Certifications and Declarations
 - UL, CE, C-Tick, BSMI, KCC, Microsoft WHCP, VCCI

- Power
 - 12V Supply Rail & Optional 3.3V_{aux} Supply Rail for SMBus access over I2C
 - Consumption: Up to 15W
 - Enhanced power-loss data protection
- Endurance Rating⁷
 - Up to 6.5PBW
- Reliability
 - Uncorrectable Bit Error Rate (UBER): 1 sector per 10¹⁷ bits read
 - Mean Time Between Failure (MTBF): 2 million hours
 - Host Sector Size: 512, 4096 Bytes
- Temperature Specification
 - Operating Temperature: 0° C to 70° C (SMART) with specified airflow
 - Non-Operating Temperature⁸: -55° C to 95° C
 - Temperature monitoring (In-band and out of band)
 - SSD Enclosure Touch Temperature can be extended up to 80°C
 - Thermal Throttling at 70° C (SMART)
 - Thermal Shutdown at 80°C (SMART)
- Form Factor
 - U.2 15mm
- Approximate Drive Weight:
 - 960GB, 1.92TB: 148g +/- 10g
 - 3.84TB: 157g +/- 10g
- Shock
 - Operating: 1000G (0.5ms)
 - Non-operating: 1000G (0.5ms)
- Vibration
 - Operating: 2.17 G_{RMS} (5-700 Hz)
 - Non-Operating: 3.13 G_{RMS} (5-800 Hz)
- Altitude
 - Operating: -1,000 to 10,000ft.
 - Non-Operating: -1,000 to 40,000ft.
- Product Ecological Compliance
 - RoHS, REACH, EPEAT

Notes:

- 1. Performance values vary by capacity and form factor.
- 2. Performance specifications apply to both compressible and incompressible data.
- 3. MB/s = 1,000,000 bytes/second, Transfer size 128K QD1
- 4. 4 KB = 4,096 bytes; 8 KB = 8,192 bytes5. SK hynix V6 NAND
- 6. Complete SFF-8639 compliance with latch slot and L-shaped key
- 7. $1PB = 10^{15}Bytes$
- 8. Please contact your Intel representative for details on the non-operating temperature range.



Ordering Information

Contact your local Intel sales representative for ordering information.

Revision History

| Revision | Description | Date |
|----------|---|---------------|
| 001 | Initial Release | December 2021 |
| 002 | Updated Section 5.4 NVMe and Vendor Unique Log Page Support | January 2022 |

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The values and claims in this document are neither final nor official.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. This document contains information on products in the design phase of development.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase.

Performance results are based on testing as of October, 2021 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secure.

Test and System Configuration: Intel® Xeon® Gold 6139 CPU @ 2.30GHz 24.75MB 140W 18 cores, BIOS: SE5C620.86B.00.01.0014.070920180847, CPU Sockets: 2, RAM Capacity: 32G, RAM Model: DDR4, RAM Stuffing: N/A, DIMM Slots Populated: Slot(s): 2, PCIe Attach: CPU (not PCH Iane attach), Chipset: Intel® C610 Chipset, Switch/ReTimer Model/Vendor: Intel A2U44X25NVMEDK, NVMe Driver: Inbox, C-states: Disabled, Hyper Threading: Disabled, CPU Governor (through OS): Performance Mode, OS: CentOS 7.5.1804, Kernel: 4.14.74

Some results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

For copies of this document, documents that are referenced within, or other Intel literature, please contact your Intel representative.


© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Copyright © 2021, Intel Corporation. All rights reserved.



Contents

| | | SSD D5-P5530 | |
|---|--------|--|----|
| | Order | ing Information | 2 |
| | Revisi | on History | 2 |
| 1 | Overv | riew | 8 |
| - | 1.1 | References | |
| | 1.2 | Terms and Acronyms | |
| | | | |
| 2 | Produ | ct Specifications | |
| | 2.1 | Capacity | |
| | 2.2 | Performance | |
| | 2.3 | Electrical Characteristics | |
| | 2.4 | Product Features and Availability | |
| | 2.5 | Endurance | |
| | 2.6 | Environmental Conditions | |
| | 2.7 | Product Regulatory Compliance | |
| | 2.8 | Reliability Specifications | |
| | 2.9 | Thermal Specifications | |
| | | 2.9.1 Composite Temperature | 16 |
| | | 2.9.2 Thermal Throttling | |
| | | 2.9.3 Airflow Requirements | 18 |
| | 2.10 | Power Loss Capacitor Test | 18 |
| | 2.11 | Hot Plug Support | 18 |
| | 2.12 | Out-of-Band Management (SMBus) | 19 |
| | | 2.12.1 VPD Page Readout over SMBus | 19 |
| | 2.13 | Variable Sector Size | 19 |
| 3 | Mecha | anical Information | 20 |
| 4 | Pin an | nd Signal Descriptions | 21 |
| | 4.1 | Pin Signal Definitions | 21 |
| _ | C | orted Command Sets | 22 |
| 5 | • • • | | |
| | 5.1 | NVMe Admin Command Set | |
| | | 5.1.1 Device Self-Test Operations - D5-P5530 | |
| | 5.2 | NVMe I/O Command Set | |
| | 5.3 | NVMe Management Interface 1.0a (MI 1.0a) Command Set | |
| | 5.4 | NVMe and Vendor Unique Log Page Support | |
| | 5.5 | SMART Attributes | |
| | 5.6 | SET Features Identifiers | 35 |
| | 5.7 | Vendor Unique Opcodes | |
| | | 5.7.1 Inject Assert Error/Clear Assert (Opcode C8h) | |
| | 5.8 | Vendor Unique Feature Identifiers (Set/Get) | |
| | | 5.8.1 Set/Get Endurance Management Disable Setting (C0h) | |
| | | 5.8.2 Set/Get Max LBA (C1h) | |
| | | 5.8.3 Set/Get Native Max LBA (C2h) | |
| | | 5.8.4 Extend Temp Setting (C3h) | |
| | | 5.8.5 Set/Get Power Governor Setting (C6h) | |
| | | 5.8.6 Set/Get SMB ASIC Address (C8h) | 39 |





| | 5.8.7 Set/Get Blink ac | ctivity for LED (C9h) | 39 |
|------|-----------------------------------|--|----|
| | 5.8.8 Get Reset Timed | d Workload Counters (D5h) | 40 |
| | 5.8.9 Set/Get Enable | Latency Tracking (E2h) | 40 |
| 6 | NVMe Driver Support | | 41 |
| 7 | Other Compliance and Certificati | ons | 42 |
| Appe | endices | | 43 |
| Α | Performance and Endurance Met | rics | 43 |
| В | Power Metrics | | 47 |
| С | IDENTIFY Data Structure | | 48 |
| D | NVMe Management Interface 1.0 | a (NVMe MI 1.0a) Supported Command Set | 69 |
| E | Vital Product Data Structure (0x5 | 53) | 71 |
| F | Out-of-Band Command Respons | e Using SMBus (0x6A) | 77 |
| G | Out-of-Band Command Respons | e Using SMBus (0x6A Intel Specific) | 79 |
| Н | Persistent Event Log Events | | 81 |
| I | | | |
| J | PCIe ID | | 86 |
| K | LED Behavior | | 87 |

Figures—Intel® Solid State Drive D5-P5530 Series



Figures

| Figure 1: | Thermal Throttling Behavior D5-P5530 | 17 |
|-----------|---|----|
| Figure 2: | Airflow Approach Curve - Intel® SSD D5-P5530 Series | 18 |
| Figure 3: | Intel® SSD D5-P5530 U.2 15mm Dimensions | 20 |





Tables

| Table 1: | Standard Information Referenced in this Document | |
|-----------|--|----|
| Table 2: | Glossary of Terms and Acronyms | 9 |
| Table 3: | D5-P5530 Input Supply Rails - U.2 15mm | 11 |
| Table 4: | Product Features - D5-P5530 | 12 |
| Table 5: | Temperature, Shock, Vibration | 13 |
| Table 6: | Product Regulatory Compliance Specifications | 13 |
| Table 7: | Reliability Specifications | 15 |
| Table 8: | Thermal Throttling Settings Intel® SSD D5-P5530 | |
| Table 9: | Out-of-Band Readout Address | |
| Table 10: | Pin Definition (SFF-8639 PCIe Connector Pin-Out) | 21 |
| Table 11: | Drive Self-Test Operation | |
| Table 12: | Log Page Directory (Log Identifier C0h) | 25 |
| Table 13: | Read/Write Command Latency Log (Log Identifier C1h/C2h) | 26 |
| Table 14: | Temperature ¹ Statistics (Log Identifier C5h) | 27 |
| Table 15: | Vendor Unique SMART Log (Log Identifier CAh) | |
| Table 16: | NVMe IO Queue Metrics Log Page (Log Identifier CBh) | |
| Table 17: | Drive Marketing Name Log (Log Identifier DDh) | |
| Table 18: | Garbage Control Collection Log (Log Identifier FDh) | |
| Table 19: | Latency Outlier Log Page (Log Identifier FEh) | |
| Table 20: | SMART Attributes (Log Identifier 02h) | |
| Table 21: | Get Log Page - Temperature Sensor Data Structure | |
| Table 22: | Inject Assert Error/Clear Assert - Command DWORD 10 | |
| Table 23: | COh - Endurance Management Disable Setting - Command Dword 11 | |
| Table 24: | Set Max LBA Setting - Command Dword 11 and Command Dword 12 | |
| Table 25: | Status Code - Set Max LBA Command Specific Status Values | |
| Table 26: | C3h - Extend Temp Setting - Command Dword 11 | |
| Table 27: | Status Codes - Extend Temp Setting Command Specific Status Values | |
| Table 28: | Set/Get Power (Typical) Governor Setting (C6h) | |
| Table 29: | Status Codes - Power Governor Setting Command Specific Status Value | |
| Table 30: | C8h - Get/Set SMB ASIC Address | |
| Table 31: | C9h - Set/Get Blink activity for LED | |
| Table 32: | Status Code - Set/ Get P11 Blink Activity for LED Specific Status Values | |
| Table 33: | D5h - Reset Timed Workload Counters - Command Dword 11 | 40 |
| Table 34: | E2h - Set/Get Enable Latency Tracking | 40 |
| Table 35: | Intel® SSD D5-P5530 NVMe Driver Support | 41 |
| Table 36: | Other Compliance and Certifications | |
| Table 37: | Intel® SSD D5-P5530 User Addressable Sectors | |
| Table 38: | Random Read/Write (IOPS) - D5-P5530 | 43 |
| Table 39: | Random Read/Write IOPS Consistency (%) - D5-P5530 | |
| Table 40: | Sequential Read and Write Bandwidth (MB/s) - D5-P5530 | 44 |
| Table 41: | Typical Latency – D5-P5530- U.2 15mm | 44 |
| Table 42: | Quality of Service - D5-P5530 | |
| Table 43: | Endurance - Drive Writes Per Day (DWPD) | |
| Table 44: | Drive Shutdown (RTD3 Entry) and Time To Ready (TTR) | 46 |
| Table 45: | Format NVM Secure Erase and Sanitize Completion Times | |
| Table 46: | Dataset Management Deallocate (TRIM) Command Completion Time | 46 |
| Table 47: | Power Consumption – U.2 15mm | |
| Table 48: | Identify Controller | 48 |
| Table 49: | Vendor Specific Data Structure | 60 |
| Table 50: | Power State Descriptors Data Structure | 60 |
| Table 51: | Identify Namespace Data Structure | 62 |
| Table 52: | LBA Format Data Structure | |
| Table 53: | NVMe MI 1.0a Supported Command Set | |
| Table 51. | Vital Product Data Structure (VPD Flements) | 71 |





| Table 55: | Type/Length Byte Format | 71 |
|-----------|--|----|
| Table 56: | Type/Length Byte Format Common Header | 71 |
| Table 57: | Product Info Area (Offset 8 Bytes) | 72 |
| Table 58: | NVMe MultiRecord Area | 73 |
| Table 59: | NVMe PCIe Port MultiRecord Area | 75 |
| Table 60: | System Management Data Structure (NVMe-MI Commands) | 77 |
| Table 61: | Command Response 0x6A (Intel Specific Vendor Unique Commands) | 79 |
| Table 62: | Persistent Events | |
| Table 63: | SMART / Health Log Snapshot Event Data Format (Event Type 01h) | 81 |
| Table 64: | Firmware Commit Event Data Format (Event Type 02h) | |
| Table 65: | Timestamp Change Event (Event Type 03h) | 82 |
| Table 66: | Power-on or Reset Event (Event Type 04h) | 82 |
| Table 67: | NVM Subsystem Hardware Error Event Format (Event Type 05h) | 82 |
| Table 68: | Change Namespace Event Data Format (Event Type 06h) | 82 |
| Table 69: | Format NVM Start Event Data Format (Event Type 07h) | 83 |
| Table 70: | Format NVM Completion Event Data Format (Event Type 08h) | |
| Table 71: | Sanitize Start Event Data Format (Event Type 09h) | 84 |
| Table 72: | Sanitize Completion Event Data Format (Event Type 0Ah) | 84 |
| Table 73: | PCIe ID | 86 |
| Table 74. | LED Behavior | 87 |



1 Overview

This document describes the specifications and capabilities of the Intel® SSD D5-P5530.

Intel® SSD D5-P5530 is a PCIe Gen4 SSD architected with 128-Layer TLC¹ technology and high performance controller interface – NVMe (Non-Volatile Memory Express) delivering leading performance, low latency and QoS (Quality of Service).

Matching the performance with world-class reliability and endurance,

Intel® SSD D5-P5530 is available in 960GB, 1.92TB, and 3.84TB capacities in the U.2 15mm form factor.

With PCIe Gen4 support and NVMe queuing interface, the D5-P5530 delivers excellent sequential read performance of up to 6.5GB/s and sequential write speeds of up to 3.5GB/s. The D5-P5530 delivers very high random read performance up to 875K IOPS and random write IOPS of 100K for 4KB operations. Taking advantage of the direct path from the storage to the CPU by means of NVMe, the D5-P5530 exhibits low latency as low as 10μ s for sequential access to the SSD.

The Intel® SSD D5-P5530 include these key features:

- Consistently High IOPS and throughput over PCIe 4.0 Interface
- Sustained low latency
- NVMe Sanitize
- Device Self-test
- Out of band management
- Host and Controller Initiated Telemetry
- · Extended host sector sizes
- Persistent Event Logs

Note: 1. SK hynix V6 NAND

1.1 References

Table 1: Standard Information Referenced in this Document

| Date | Title | Location |
|-----------|--|--|
| May 2018 | NVMe Revision 1.4 | http://www.nvmexpress.org |
| May 2018 | NVMe Revision 1.3c | http://www.nvmexpress.org |
| Jan 2013 | Enterprise SSD Form Factor Version 1.0a | http://www.ssdformfactor.org |
| Nov 2010 | PCIe Base Specification Revision 3.0 | http://pcisig.com |
| July 2012 | Solid State Drive (SSD) Endurance Workloads (JESD219) | http://www.jedec.org/standards- documents/results/jesd219 |
| Sept 2010 | Solid State Drive (SSD) Requirements and Endurance Test Method (JESD218) | http://www.jedec.org/standards- documents/docs/jesd218/ |
| | | continued |



| Date | Title | Location |
|--------------------------------------|--|---|
| Dec 2008 | vccı | http://www.vcci.jp/vcci_e/ |
| June 2009 | RoHS | http://qdms.intel.com/ Click Search MDDS Database and search for material description datasheet |
| 1995 1996 1995 1995 1997 | International Electrotechnical Commission EN 61000 4-2 (Electrostatic discharge immunity test) 4-3 (Radiated, radio-frequency, electromagnetic field immunity test) 4-4 (Electrical fast transient/burst immunity test) 4-5 (Surge immunity test) 4-6 (Immunity to conducted disturbances, induced by radio-frequency fields) 4-11 (Voltage Variations, voltage dips, short interruptions and voltage variations immunity tests) | http://www.iec.ch/ |
| 1995 | ENV 50204 (Radiated electromagnetic field from digital radio telephones) | http://www.dbicorporation.com/ radimmun.htm/ |

1.2 Terms and Acronyms

Table 2: Glossary of Terms and Acronyms

| Term | Definition |
|--------|--|
| ATA | Advanced Technology Attachment |
| CRC | Cyclic Redundancy Check |
| DAS | Device Activity Signal |
| DMA | Direct Memory Access |
| ECC | Error Correction Code |
| EEPROM | Electrically Erasable Programmable Read Only Memory |
| GB | Gigabyte Note: The total usable capacity of the SSD may be less than the total physical capacity because a small portion of the capacity is used for NAND flash media management and maintenance purposes. |
| Gb | Gigabit |
| I/O | Input/ Output |
| IOPS | Input/ Output Operations Per Second |
| КВ | Kilobyte |
| LBA | Logical Block Address |
| МВ | Megabyte (1,000,000 bytes) |
| MI | Management Interface |
| MTBF | Mean Time Between Failures |
| NOP | No Operation |
| NVMe | Non-Volatile Memory Express |
| РВ | Petabyte |
| РСВ | Printed Circuit Board |
| | continued |





| Term | Definition |
|-------|--|
| RDT | Reliability Demonstration Test |
| RMS | Root Mean Square |
| SMART | Self-Monitoring, Analysis and Reporting Technology. This is an open standard for developing hard drives and software systems that automatically monitors the health of a drive and reports potential problems. |
| SRIS | Separate Refclk Independent Spread |
| SSD | Solid State Drive |
| ТВ | Terabyte |
| TBD | To Be Determined |
| TLC | Triple Layer Cell |
| TYP | Typical |
| UBER | Uncorrectable Bit Error Rate |
| VPD | Vital Product Data |
| Vt | Threshold Voltage |



2 Product Specifications

2.1 Capacity

Total user addressable sectors (LBAs) per drive capacity information is provided in Appendix A: Performance and Endurance Metrics.

2.2 Performance

Performance specifications are highly dependent on the product operating within the operating requirements as listed in the Environmental Conditions section. Additional information is provided in Appendix A: Performance and Endurance Metrics.

2.3 Electrical Characteristics

Table 3: D5-P5530 Input Supply Rails - U.2 15mm

| Electrical Characteristics | 12V Host | 3.3Vaux ⁷ |
|---|------------------------------|------------------------------|
| Voltage Tolerance | +/-10% | +/-15% |
| Inrush Current (Typical Peak) ¹ | 2.0A | - |
| Maximum Sustained Device Power ³ | 25W | - |
| Maximum Device Power ⁴ | 37.5W | - |
| Min Off-Time ² | 500ms | 500ms |
| Rising Time ⁷ | 1ms - 100ms (off to nominal) | 1ms - 100ms (off to nominal) |
| Falling Time ⁷ | 1ms - 100ms (nominal to off) | 1ms - 100ms (nominal to off) |
| Maximum Continuous Current | See Note 5 | 5mA active |
| Absolute Maximum | 14.4V | 4.0V |
| Absolute Minimum | -0.3V | -0.3V |
| National Institute in 18 | (10Hz - 100kHz) 800 mV | (10Hz - 100kHz) 50 mV |
| Noise Immunity ⁸ | (100kHz - 30 MHz) 150 mV | (100kHz - 30 MHz) 50 mV |
| Maximum Cap Load ⁶ | 5uF | 5uF |



Notes:

- . Measured during initial power supply application. Typically this will be seen within 2 seconds of initial power up. Inrush specified for 12V, not the 3.3Vaux
- Off is considered to be time below 10% of target voltage. If this requirement is not met, drive may not be detected (non-enumeration at both PCIe & host level) by host system. To recover from this scenario, drive might be powered off for indicated time.
- 3. Measured over any 1s window. Provides guidance for system thermal/cooling design. See Appendix B for per SKU / per workload poer consumption.
- Measured over any 100μs window per SFF spec. Provides guidance for system thermal/cooling design. See Appendix B
 for per SKU / per workload power consumption.
- 5. 12V see maximum sustained device power
- 6. Maximum capacitance presented by the module on the power rail at the receptacle.
- 7. Maximum slew rate not exceeding 12kV/s or Hot Plug / Open Circuit.
- 8. Within voltage tolerance
- 9. 3.3Vaux is optional, not needed for power up or functionality. 3.3Vaux is needed for accessing VPD page by means of SMBus when 12V host power is off.

2.4 Product Features and Availability

Table 4: Product Features - D5-P5530

| Features | Availability |
|--|--------------------|
| Common Clock (RefClk) | Production Release |
| Sanitize | Production Release |
| SMART | Production Release |
| Firmware commit with NVMe Controller Reset (Commit Action 1) | Production Release |
| Firmware activate without reset (Commit Action 3) | Production Release |
| U.2 Hot Plug | Production Release |
| Thermal shutdown | Production Release |
| Composite Temperature | Production Release |
| Dataset Management (Deallocate) | Production Release |
| NVMe-1.3c | Production Release |
| NVMe-MI 1.0a (SMBus) | Production Release |
| Multiple Power Modes | Production Release |
| Multiple Namespace Support Namespace Attachment Namespace Management Namespace Locking | Production Release |
| Multiple Firmware Slots | Production Release |
| Host / Controller Initiated Telemetry (NVMe 1.3 Compliant) | Production Release |
| Persistent Event Logs | Production Release |

2.5 Endurance

Additional information is provided in Appendix A: Performance and Endurance Metrics.



2.6 Environmental Conditions

Power information is provided in Appendix B: Power Metrics.

Table 5: Temperature, Shock, Vibration

| Specification | U.2 15mm form factor | | |
|------------------------|---|--|--|
| | Temperature - Operating ¹ / Non-operating ² | 0° C to 70° C / -55° C to 95° C (U.2 15mm) | |
| Temperature | Temperature Gradient ³ Operating Non-operating | 20° C/hr (Typical) 30° C/hr (Typical) | |
| Humidity | Operating / Non-operating | 5 – 90% / 5 – 95% | |
| Shock ⁴ | Operating Non-operating | 1,000 G (Max) at 0.5 msec 1,000 G (Max) at 0.5 msec | |
| Vibration ⁵ | Operating Non-operating | 2.17 G _{RMS} (5 - 700 Hz) Max 3.13 G _{RMS} (5 - 800 Hz) Max | |
| Altitude ⁶ | Operating Non-operating | -1,000 to 10,000 ft -1,000 to 40,000 ft | |

Notes:

- 1. Operating temperature (SMART) implies SSD temperature under defined airflow.
- 2. Non-operating temperature refers to the ambient air temperature.
- 3. Temperature gradient measured without condensation.
- 4. Shock specifications assume the SSD is mounted securely with the input vibration applied to the drive-mounting screws. Stimulus may be applied in the X, Y or Z axis.
- 5. Vibration specifications assume the SSD is mounted securely with the input vibration applied to the drive-mounting screws. Stimulus may be applied in the X, Y or Z axis. Vibration specification is measured using RMS value.
- 6. Atmospheric pressure only, not radiation.

2.7 Product Regulatory Compliance

Intel® SSD D5-P5530 aims to meet or exceeds the regulatory or certification requirements in the following table. The following table applies to the production unit only.

Table 6: Product Regulatory Compliance Specifications

| Certification | Description |
|---------------|--|
| CE Compliant | European Economic Area (EEA): Compliance with the essential requirements of EC Council Directives Low Voltage Directive (LVD) 2014/35/EU and EMC Directive 2014/30/EU. Compliance with Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment |
| EU WEEE | Compliance with Directive 2012/19/EU of the European Parliament and of the Council of 4 July 2012 on waste electrical and electronic equipment (WEEE) |
| | continued |



| Certification | Description |
|--|--|
| UL Recognized | Certified Underwriters Laboratories, Inc. Bi-National Component Recognition; UL 60950-1, 2nd Edition, 2014-10-14 [Information Technology Equipment - Safety - Part 1: General Requirements]. CSA C22.2 No. 60950-1-07, 2nd Edition, 2014-010 (Information Technology Equipment - Safety - Part 1: General Requirements) |
| _E139761_ | These products have been Complimentary Recognized to UL/CSA 62368-1, 2nd Edition [Audio/video, information and communication technology equipment - Part 1: Safety requirements] "CAUTION: Hot Surface, Do not touch the SSD surface" "Attention: Surface Chaude. Ne touchez pas la surface" |
| CA | Great Britain (England, Wales and Scotland): compliance with UK S.I. No.1101, Electrical Equipment (Safety) Regulations 2016, UK S.I. No. 1091, Electromagnetic Compatibility Regulations 2016, and UK S.I. No. 3032, The Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment Regulations 2012. |
| Australia / New Zealand: RCM | Compliance with the Australia/New Zealand Standard(s) AS/NZ CISPR 32:2015 and AS/NZ CISPR 22:2009 +A1:2010, In compliance with the Radiocommunications Act 1992 as part of the ACMA's Electromagnetic Compatibility (EMC) Regulatory Arrangement and RSM Radiocommunications (EMC Standards) Notice 2015. |
| Taiwan BSMI D33025 | Compliance to the Taiwan EMC standard CNS 13438: Information technology equipment - Radio disturbance Characteristics - limits and methods of measurement, as amended on June 1, 2006, is harmonized with CISPR 22: 2005.04. Compliance to the Taiwan CNS 15663 [Guidance to reduction of the restricted chemical substances in electrical and electronic equipment (EEE)]. |
| Korea KCC | Compliance with paragraph 1 of Article 11 of the Electromagnetic Compatibility Control Regulation and meets the Electromagnetic Compatibility (EMC) Framework requirements of the Radio Research Laboratory (RRL) Ministry of Information and Communication Republic of Korea. |
| Morocco Maghreb | Compliant with Decree # 2574-14 (EMC) on electromagnetic compatibility |
| Canada ICES CAN ICES-3 (A)/ NMB-3(A) | Compliance with Innovation, Science and Economic Development Canada standard ICES-003. |
| Japan VCCI | Voluntary Control Council for Interface to cope with disturbance problems caused by personal computers or facsimile. |
| | continued |



| Certification | Description |
|----------------|--|
| China EFUP | China Environmentally Friendly Use Period (EFUP) symbol. Compliance with GB/T 26572: Requirements on concentration limits for certain restricted substances in electrical and electronic products. |
| Ukraine RoHS | Compliant with TECHNICAL REGULATION on the restriction of the use of certain hazardous substances in electrical and electronic equipment APPROVED by Resolution of the Cabinet of Ministers of Ukraine of 10 March 2017 No. 139. |
| Low Halogen | Applies only to brominated and chlorinated flame retardants (BFRs/CFRs) and PVC in the final product. Intel components as well as purchased components on the finished assembly meet JS-709 requirements, and the PCB/ substrate meet IEC 61249-2-21 requirements. The replacement of halogenated flame retardants and/or PVC may not be better for the environment. |
| Microsoft WHCP | The windows Hardware Compatibility Program is designed to help Microsoft partners to deliver compatible and reliable systems, software, and hardware products. End users trust the logo as an assurance of compatibility and reliability. This program is intended to help partners develop systems and devices that have been tested to ensure that they meet Microsoft standards for Windows as well as the quality level that ensures a great Windows experience for end users. |

2.8 Reliability Specifications

Intel® SSD D5-P5530 meets or exceeds SSD endurance and data retention requirements as specified in the JESD218-B standard. Reliability specifications are listed in the table below.

Table 7: Reliability Specifications

| Parameter | Value |
|--|--|
| Uncorrectable Bit Error Rate (UBER) Uncorrectable bit error will not exceed one sector in the specified number of bits read. In the unlikely event of an non-recoverable read error, the SSD will report it as a read failure to the host; the sector in error is considered corrupt and is not returned to the host. | < 1 sector per 10 ¹⁷ bits read |
| Mean Time Between Failures (MTBF) Mean Time Between Failures is estimated based on Telcordia methodology and demonstrated through Reliability Demonstration Test (RDT). | 2 million hours |
| Data Retention The time period for retaining data in the NAND at maximum rated endurance | 3 months power-off retention once SSD reaches rated write endurance at 40° C |

Note: Refer to JESD218-B standard table 1 for UBER, FFR, and other Enterprise SSD requirements.



2.9 Thermal Specifications

2.9.1 Composite Temperature

The Intel® SSD D5-P5530 follows the composite temperature scheme as part of NVMe Health log (SMART attribute log page identifier 02h, bytes 1 & 2).

The composite temperature calculation incorporates temperature sensors from the ASIC, Board and Media to provide an aggregate value. This value represents all components with temperature monitoring capability, resolving all components to a single critical temperature upon which throttling is based. Thermal throttle engages when the composite temperature reaches 70° C (as reported by SMART). For more information on sensor reading see SMART attributes section.

This thermal management system utilizes temperature sensors on the drive PCB as a robust method of monitoring of key component temperatures in the varied environment.

In addition, drive will provide out-of-band access to temperature via SMBUS. The SMBus slave address to read SMART data structure is the same address we use for MCTP, and defaults to 0x6Ah.

The NVMe 1.3cspec recommends a Warning Composite Temperature Threshold (WCTEMP) of 70° C.

The SSD Enclosure Temperature Limit on the Intel® SSD D5-P5530 can be extended from 70° C to up to 80° C using the Vendor Unique Extend Temp Setting Set Features commands (see Section 5.8.1).

2.9.2 Thermal Throttling

D5-P5530 provides performance throttling during high temperature scenarios to mitigate thermal challenges. Thermal throttling works by moving the power ceiling in N number of linear steps, see Figure 1.

- Thermal shutdown of the drive is set to 80° C (as reported by SMART, Composite Temperature)
- Drive will throttle performance when Composite temperature reaches 70° C.

Key definitions for important parameters are:

- T_{start} throttling starts
- T_{max} max throttling is applied
- P_{maxdrop} maximum drop allowed determined by the internal setting
- Hysteresis 2° C comes into play during the cooling phase to prevent rapid oscillations between the throttle states. The temperature must hit the hysteresis level to return the power ceiling back to previous levels.






Figure 1: Thermal Throttling Behavior D5-P5530

Shown above is the thermal throttling behavior for the D5-P5530, T_{start} set to 70° C, $T_{max_throttle}$ is set to 73° C and N is set to 4.

The table below shows the thermal throttling settings for D5-P5530 across all SKUs.


Table 8: Thermal Throttling Settings -- Intel® SSD D5-P5530

| Form Factor | Capacity (TB) | Throttle Start - T _{start} | Throttle Max - T _{max_throttle} | Throttle Steps |
|--------------------------|---------------|--|---|----------------|
| | 960GB | 70 | 73 | 4 |
| D5-P5530 - U.2 - 15mm | 1.92TB | 70 | 73 | 4 |
| | 3.84TB | 70 | 73 | 4 |



2.9.3 Airflow Requirements

Figure 2: Airflow Approach Curve - Intel® SSD D5-P5530 Series



The figure above shows the Approach LFM vs. Ambient Air Temperature for the D5-P5530 U.2 960GB, 1.92TB, and 3.84TB capacities at the Standard (70° C) and the Extended (80° C) case temperature, where the drives will begin to throttle based on the SMART temperature.

Notes:

- 1. The displayed airflow curves are based on empirical data collected in our Thermal Validation Lab.
- 2. The above plot has dual-axes. The data can be interpreted in either CFM per SSD or LFM.
- 3. Curves are based on a longitudinal flow condition with the trailing edge at the connector.
- 4. These curves were measured at Sea Level with a drive pitch of 18mm center-to-center.

2.10 Power Loss Capacitor Test

The Intel® SSD D5-P5530 supports testing of the power loss capacitor, which can be monitored using SMART attribute critical warning in log page identifier 02h, byte 0, and bit 4.

2.11 Hot Plug Support

The U.2 form factor SSDs support orderly hot insertion and removal and surprise hot insertion by means of presence detect and link-up detect in capable platforms and OSs. On surprise hot removal during IOs, the drive will ensure the integrity of already committed data on the media and commit acknowledged writes to the media.



2.12 Out-of-Band Management (SMBus)

The D5-P5530 provides out-of-band management by means of an SMBus interface on two addresses; 0x53/0xA6 (7bit/8bit) provides a Vital Product Data (VPD) page; and 0x6A/0xD4 (7bit/8bit) provides an NVMe-MI 1.0a interface.

For the U.2 form factor, data over SMBus (VPD or Drive Status) can only be read with $3.3V_{aux}$. It does not require the drive to have 12V applied nor a properly configured PCIe link. Only a limited functionality is available when only $3.3V_{aux}$ is present. More details on the structure of the VPD page at address 0x53/0xA6 (7bit/8bit) can be found in the Vital Data Structure appendix.

Table 9: Out-of-Band Readout Address

| Description | Address | | |
|-------------------------------|---------------|---------------|--|
| Description | 7-bit Address | 8-bit Address | |
| VPD Page | 0x53 | 0xA6 | |
| NVMe Basic Management Command | 0x6A | 0xD4 | |
| NVMe MI over MCTP | 0x1D | 0x3A | |

The D5-P5530 provides additional drive information via address 0x6A/0xD4 (7bit/8bit) as outlined in the NVMe Basic Management Command (see here). This interface requires the drive to have power supplied, a valid PCIe link, an initialized NVMe configuration space, and the controller must be enabled. Available commands on this interface are detailed in Appendices Out-of-Band Command Response Using SMBus (0x6A) and Out-of-Band Command Response Using SMBus (0x6A) Intel Specific), which have details on the Out-of-Band Management data structure.

Notes:

- In certain tools the address for the VPD and temperature sensor will appear as 0xA6 and 0xD4 respectively, due to bit shift.
- BMC should not access the SMBUS address within 100msec of device power up, it may experience some glitch on the bus. Some of the drive information (NVMe MI Appendix A per NVMe MI Specification) drive functional status, temperature read out, etc. might have stale value right after power ON and host should wait until drive TTR recommendation. To see the Time to Ready (TTR) refer to the Latency table in Appendix A.

2.12.1 VPD Page Readout over SMBus

D5-P5530 should support simple Reads to Vital Product Data (VPD). Please refer to Table 54 on page 71 for details on VPD Data Structure. VPD contains:

- Basic inventory information such as type and size of Enterprise PCIe SSD, manufacturer, date, revision, and GUID
- Power management data such as power level and power modes
- · Vendor specific data

VPD is stored in an SMBus device with a slave address of 0xA6 (i.e., slave address bits 7-1 correspond to 1010_011). The VPD page can be read via SMBus through address 0x 53 (7- bit address with bit 8 set to 1) or 0xA6 (8-bit address).

2.13 Variable Sector Size

D5-P5530 supports only 512, 4096 Bytes host sector sizes.


§



3 Mechanical Information

The following figures show the physical package information for the Intel $^{\circ}$ SSD D5-P5530 in the U.2 15mm form factor. All dimensions are in millimeters.

Figure 3: Intel® SSD D5-P5530 U.2 15mm Dimensions



| X - Length | Y - Width | Z - Height |
|------------|----------------|------------|
| 100.45 Max | 69.85 +/- 0.25 | 15 +0/-0.5 |

§



4 Pin and Signal Descriptions

4.1 Pin Signal Definitions

Table 10: Pin Definition (SFF-8639 PCIe Connector Pin-Out)

| Pin | Name | Description | Pin | Name | Description |
|-----|----------------------------------|--|-----|--------------------|---------------------------------------|
| S1 | GND | Ground | E7 | REFCLK+ | Reference clock port 0 |
| S2 | SOT+/PETp0 | Not used (SATA/SAS) | E8 | REFCLK- | Reference clock port 0 |
| S3 | SOT-/PETn0 | Not used (SATA/SAS) | E9 | GND | Ground |
| S4 | GND | Ground | E10 | PETp0 ⁵ | Transmitter differential pair, Lane 0 |
| S5 | SOR-/PERn0 | Not used (SATA/SAS) | E11 | PETn0 ⁵ | Transmitter differential pair, Lane 0 |
| S6 | SOR+/PERp0 | Not used (SATA/SAS) | E12 | GND | Ground |
| S7 | GND | Ground | E13 | PERn0 | Receiver differential pair, Lane 0 |
| E1 | REFCLKB+ | Reference clock port 1 | E14 | PERp0 | Receiver differential pair, Lane 0 |
| E2 | REFCLKB- | Reference clock port 1 | E15 | GND | Ground |
| E3 | 3.3Vaux ⁷ | 3.3V auxiliary power | E16 | RSVD | Reserved |
| E4 | CLKREQ# / PERSTB# | Fundamental reset port 1 | S8 | GND | Ground |
| E5 | PERST# ⁶ | Fundamental reset port 0 | S9 | S1T+/PETp1 | Not used (SATAe/SAS) |
| E6 | RSVD | Reserved | S10 | S1T-/PETn1 | Not used (SATAe/SAS) |
| P1 | Wake# | Not used (SATAe/SAS) | S11 | GND | Ground |
| P2 | Dev_Reset | Not used (SATAe/SAS) | S12 | S1R-/PERn1 | Not used (SATAe/SAS) |
| P3 | PWRDIS | Power Disable | S13 | S1R+/PERp1 | Not used (SATAe/SAS) |
| P4 | IfDet# | Interface detect (drive type) | S14 | GND | Ground |
| P5 | GND | Ground | S15 | RSVD | Reserved |
| P6 | GND | Ground | S16 | GND | Ground |
| P7 | | Not used (SATA/SAS) | S17 | PETp1 ⁵ | Transmitter differential pair, Lane 1 |
| P8 | | Not used (SATA/SAS) | S18 | PETn1 ⁵ | Transmitter differential pair, Lane 1 |
| P9 | | Not used (SATA/SAS) | S19 | GND | Ground |
| P10 | PRSNT_N ³ | Presence detect (also used for drive type) | S20 | PERn1 | Receiver differential pair, Lane 1 |
| P11 | Activity/ Spinup ¹ | Activity signal from the drive | S21 | PERp1 | Receiver differential pair, Lane 1 |
| P12 | GND | Ground | S22 | GND | Ground |
| P13 | +12V | 12V power | S23 | PETp2 ⁵ | Transmitter differential pair, Lane 2 |
| | | | | 1 | continued |





| Pin | Name | Description | Pin | Name | Description |
|-----|------|-------------|-----|------------------------------|---------------------------------------|
| P14 | +12V | 12V power | S24 | PETn2 ⁵ | Transmitter differential pair, Lane 2 |
| P15 | +12V | 12V power | S25 | GND | Ground |
| | | | S26 | PERn2 | Receiver differential pair, Lane 2 |
| | | | S27 | PERp2 | Receiver differential pair, Lane 2 |
| | | | S28 | GND | Ground |
| | | | E17 | PETp3 ⁵ | Transmitter differential pair, Lane 3 |
| | | | E18 | PETn3 ⁵ | Transmitter differential pair, Lane 3 |
| | | | E19 | GND | Ground |
| | | | E20 | PERn3 | Receiver differential pair, Lane 3 |
| | | | E21 | PERp3 | Receiver differential pair, Lane 3 |
| | | | E22 | GND | Ground |
| | | | E23 | SMCLK ² | SMBUS clock |
| | | | E24 | SMDAT ² | SMBUS data |
| | | | E25 | DualPortEn_N ^{8, 9} | Dual port enable |



23

Supported Command Sets 5

The Intel® SSD D5-P5530 supports all mandatory Admin and I/O commands defined in NVMe 1.3c specification.

5.1 **NVMe Admin Command Set**

The Intel® SSD D5-P5530 supports all mandatory NVMe commands, which are:

- Delete I/O Submission Queue
- Delete I/O Completion Queue
- Create I/O Submission Queue
- Create I/O Completion Queue
- Get Log Page
- Identify
- Abort
- **SET Features**
- **GET Features**
- Asynchronous Event Request

D5-P5530 also supports the following optional I/O commands defined in NVMe specification rev 1.3c

- Device Self-test
- Firmware Activate
- Firmware Image Download
- Format NVM¹
- Namespace Management
- Namespace Attachment
- Sanitize1

Note:

1. See Appendix IDENTIFY Data Structure for details on commands and capabilities.

5.1.1 **Device Self-Test Operations - D5-P5530**

The D5-P5530 supports both the short and extended device self-test operations defined in the NVMe 1.3c Specification. The two test operations perform the same set of tests in the segments shown below in Table 11, with the short device-test operation having a completion time of two minutes or less. The extended device-self test will not be aborted by a Controller Level Reset, as noted in NVMe 1.3c, Section 8.11.2, while the short device self-test will be aborted by a Controller Level Reset. The table below lists the segments and failure criteria of the tests performed during the short and extended device self-test operations, based on the informative example outlined in NVMe 1.3c, Section 8.11.



Table 11: Drive Self-Test Operation

| Intel® SSD D5-P5530 | | | |
|-----------------------------|---|--|--|
| Segment Number - Segment | Test Performed | Failure Criteria | |
| 1 - SMART Check | Check SMART or health status for Critical Warning bits set to '1' in SMART / Health Information Log. | Any Critical Warning bit set to '1' fails this segment | |
| 2 - Volatile Memory Backup | Validate volatile memory backup solution health (e.g., measure backup power source charge and/or discharge time). | Significant degradation in backup capability | |
| 4 - NVM Integrity | Write/read/compare to reserved areas of each NVM. Ensure also that every read/write channel of the controller is exercised. | Data miscompare | |
| 7 - Drive Life | End-of-life condition: Assess the drive's suitability for continuing write operations. | The Percentage Used is set to 255 in the SMART / Health Information Log or an analysis of internal key operating parameters indicates that data is at risk if writing continues. | |
| 8 - SMART Check | Same as 1 - SMART Check | | |

5.2 NVMe I/O Command Set

D5-P5530 supports all of the mandatory NVMe I/O command set defined in NVMe 1.3c specification, which includes:

- Flush
- Write
- Read

Additionally, the following optional commands are supported:

- Write Uncorrectable
- · Write Zeros
- Dataset Management (Deallocate only)

Note:

See Appendix SCSI Command Translation on page 85 for details on SCSI supported commands and capabilities.

5.3 NVMe Management Interface 1.0a (MI 1.0a) Command Set

D5-P5530 devices supports NVMe-MI 1.0a. Please refer to Appendix D for complete set of supported command sets.

Status Flags and Smart Warnings readout: Status flags and Smart Warnings like Temperature can be read out of band using the NVMe-MI basic from the PIC using the address 0x6A/0xD5 (7bit/8bit) as shown in Appendix Out-of-Band Command Response Using SMBus (0x6A) on page 77.

5.4 NVMe and Vendor Unique Log Page Support

D5-P5530 supports the following mandatory log pages defined in NVMe 1.3c specification:

- Error Information (Log Identifier 01h)
- SMART/ Health Information (Log Identifier 02h)
- Firmware Slot Information (Log Identifier 03h)

Intel® Solid State Drive D5-P5530 Series



- Command Effects Log (Log Identifier 05h)
- Device Self-Test (Log Identifier 06h)
- Telemetry Host-Initiated (Log Identifier 07h)¹
- Telemetry Controller-Initiated (Log Identifier 08h)
- Persistent Event Log (Log Identifier 0Dh)
- Sanitize (Log Identifier 81h)

Additionally, D5-P5530 will support the following Vendor Unique (C0h-FFh) log pages:

- Log Page Directory (Log Identifier C0h)
- Read Command Latency Statistics Log Page (Log Identifier C1h)
- Write Command Latency Statistics Log Page (Log Identifier C2h)
- Temperature Statistics (Log Identifier C5h)
- Vendor Unique SMART Log (Log Identifier CAh)
- Vendor Unique NVMe IO Queue Metrics Log Page (Log Identifier CBh)
- · Marketing Description Log (Log Identifier DDh)
- Garbage Control Collection Log (Log Identifier FDh)
- Latency Outlier Log (Log Identifier FEh)

Notes:

- . Please contact your Intel representative for the Telemetry Customer Observable Data Map
- 2. Mandatory item of NVMe 1.3c specification.
- 3. See version 1.3c of NVMe specification for log page content.

Table 12: Log Page Directory (Log Identifier C0h)

| Intel® SSD D5-P5530 | | | |
|---------------------|----------------------------------|---|--|
| Byte | Byte # of Bytes Log Page Content | | |
| 0-1 | 2 | Log version | |
| 386 | 1 | Number of 512B Log Pages at Log Address C1h | |
| 388 | 1 | Number of 512B Log Pages at Log Address C2h | |
| 392 | 1 | Number of 512B Log Pages at Log Address C4h | |
| 394 | 1 | Number of 512B Log Pages at Log Address C5h | |
| 404 | 1 | Number of 512B Log Pages at Log Address CAh | |
| 406 | 1 | NVMe IO Queue Metrics Log Page at Log Address CBh | |
| 442 | 1 | Number of 512B Log Pages at Log Address DDh | |
| 444 | 1 | Unaligned Write Command Count Log | |

Log page C0h will hold the above mentioned entities, describing vendor unique Log pages that the device supports. The structure below follows ATA structure, to provide consistency. The directory shows 5 VU Log pages supported. Each Log page is 512B long. Details of individual Log pages can be found under their respective definitions in the tables below.



Table 13: Read/Write Command Latency Log (Log Identifier C1h/C2h)

| | | Intel® SSD D5-P5530 |
|-----------|------------|--|
| Byte | # of Bytes | Log Page Content |
| 0-1 | 2 | Major Version |
| 2-3 | 2 | Minor Version |
| 4-259 | 256 | 1st group of buckets: range 0-63μs, step 1μs, each bucket size is 4 bytes, total 64 buckets |
| 260-515 | 256 | 2nd group of buckets: range 63-127μs, step 1μs, each bucket size is 4 bytes, total 64 buckets |
| 516-771 | 256 | 3rd group of buckets: range 127-255µs, step 2µs, each bucket size is 4 bytes, total 64 buckets |
| 772-1027 | 256 | 4th group of buckets: range 255-510 μ s, step 4 μ s, each bucket size is 4 bytes, total 64 buckets |
| 1028-1283 | 256 | 5th group of buckets: range 510μs-1.02ms, step 8μs, each bucket size is 4 bytes, total 64 buckets |
| 1284-1539 | 256 | 6th group of buckets: range 1.02-2.04ms, step 16μs, each bucket size is 4 bytes, total 64 buckets |
| 1540-1795 | 256 | 7th group of buckets: range 2.04-4.08ms, step 32µs, each bucket size is 4 bytes, total 64 buckets |
| 1796-2051 | 256 | 8th group of buckets: range 4.08-8.16ms, step 64µs, each bucket size is 4 bytes, total 64 buckets |
| 2052-2307 | 256 | 9th group of buckets: range 8.16-16.32ms, step 128µs, each bucket size is 4 bytes, total 64 buckets |
| 2308-2563 | 256 | 10th group of buckets: range 16.32-32.64ms, step 256µs, each bucket size is 4 bytes, total 64 buckets |
| 2564-2819 | 256 | 11th group of buckets: range 32.64-65.28ms, step 512µs, each bucket size is 4 bytes, total 64 buckets |
| 2820-3075 | 256 | 12th group of buckets: range 65.28-130.56ms, step 1.024ms, each bucket size is 4 bytes, total 64 buckets |
| 3076-3331 | 256 | 13th group of buckets: range 130.56-261.12ms, step 2.048ms, each bucket size is 4 bytes, total 64 buckets |
| 3331-3587 | 256 | 14th group of buckets: range 261.12-522.24ms, step 4.096ms, each bucket size is 4 bytes, total 64 buckets |
| 3588-3843 | 256 | 15th group of buckets: range 522.24ms-1.04s, step 8.192ms, each bucket size is 4 bytes, total 64 buckets |
| 3844-4099 | 256 | 16th group of buckets: range 1.04-2.09s, step 16.384ms, each bucket size is 4 bytes, total 64 buckets |
| 4100-4355 | 256 | 17th group of buckets: range 2.09-4.18s, step 32.768ms, each bucket size is 4 bytes, total 64 buckets |
| 4356-4611 | 256 | 18th group of buckets: range 4.18-8.36s, step 65.536ms, each bucket size is 4 bytes, total 64 buckets |
| 4612-4867 | 256 | 19th group of buckets: range 8.36s-, step 131.072ms, each bucket size is 4 bytes, total 64 buckets |
| 4868-4875 | 8 | Average latency statistics |



These log pages will show zero contents until latency tracker is enabled using the Set Features command E2h (Set/Get Enable Latency Tracking). Enabling latency tracker adds a performance penalty and must be disabled upon completing the debug.

Table 14: Temperature¹ Statistics (Log Identifier C5h)

| | Intel® SSD D5-P5530 | | | |
|---------|---------------------|--|--|--|
| Byte | # of Bytes | Log Page Content | | |
| 0-7 | 8 | Current Internal Temperature in Celsius | | |
| 8-15 | 8 | SSD Overtemp Shutdown flag for last power on. Clears after subsequent reset. | | |
| 16-23 | 8 | SSD Overtemp Shutdown flag for lifetime. Sticky/persistent once set. | | |
| 24-31 | 8 | Highest (Lifetime) Composite Temperature in Celsius | | |
| 32-39 | 8 | Lowest (Lifetime) Composite Temperature in Celsius | | |
| 40-79 | 40 | Reserved | | |
| 80-87 | 8 | Max Warning Normalized Threshold in Celsius (TX) | | |
| 88-95 | 8 | Reserved | | |
| 96-103 | 8 | Specified Minimum Operating Temp in Celsius (TM) | | |
| 104-111 | 8 | Estimated Offset in Celsius (TC) | | |
| 111-511 | 400 | Reserved | | |

Note:

Table 15: Vendor Unique SMART Log (Log Identifier CAh)

| Byte Offset | Attribute | Description | Updated | Saved to NAND |
|----------------|-----------------------------|---|------------|---------------|
| 00h | AB (Program Fail Count) | | | |
| 01h | Reserved | Raw value: shows total count of program fails. | | Upon Event |
| 03h | Normalized Value | Normalized value: beginning at 100, shows the percent remaining of allowable program fails. | Upon Event | |
| 04h | Reserved | percent remaining of anomaste program lans. | | |
| 05h | Current Raw Value | | | |
| 0Ch | AC (Erase Fail Count) | | | |
| 0Dh | Reserved | Raw value: shows total count of erase fails. | Upon Event | Upon Event |
| 0Fh | Normalized Value | Normalized value: beginning at 100, shows the percent remaining of allowable erase fails. | | |
| 10h | Reserved | , , , , , , , , , , , , , , , , , , , | | |
| 11h | Current Raw Value | | | |
| 18h | AD (Wear Leveling Count) | Raw value: Min, max and average values of NAND erase cycles for all blocks. | | |
| 19h | Reserved | Bytes 1-0: Min. erase cycle | Upon Event | Upon Event |
| 1Bh | Normalized Value | Bytes 3-2: Max. erase cycle Bytes 5-4: Avg. erase cycles | Opon Event | Opon Event |
| 1Ch | Reserved | Normalized value: decrements from 100 to 0. | | |
| | • | | · | continued |

^{1.} All temperature values indicate internal composite temperature values. The log page will read 00h for reserved bytes.



| Byte Offset | Attribute | Description | Updated | Saved to NAND |
|----------------|---|---|-------------------------------|---|
| 1Dh | Current Raw Value | | | |
| 24h | B8 (End to End Error Detection Count) | | | |
| 25h | Reserved | Raw value: reports number of End-to-End detected and corrected errors by hardware. | Upon Event | Upon Event |
| 27h | Normalized Value | Normalized value: always 100. | opon Event | Upon Event |
| 28h | Reserved | | | |
| 29h | Current Raw Value | | | |
| 30h | C7 (CRC Error Count) | | | |
| 31h | Reserved | Raw value: total number of PCIe Interface CRC errors encountered, as specified in PCIe Link | | |
| 33h | Normalized Value | Performance Counter Parameter for "Bad TLP". Count is preserved across power cycles. | Upon Event | Upon Event |
| 34h | Reserved | Normalized value: always 100. | | |
| 35h | Current Raw Value | | | |
| 3Ch | E2 (Timed Workload, Media Wear) | Raw value: measures the wear seen by the SSD (since reset of the workload timer, attribute E4h), | After 60 Minutes operation | Every 60 seconds and upon shutdown notification |
| 3Dh | Reserved | as a percentage of the maximum rated cycles. Divide the raw value by 1024 to derive the percentage with 3 decimal points. Example: if the raw value is 4450, the percentage is 4450/1024 = 4.345%. Normalized value: always 100. | | |
| 3Fh | Normalized Value | | | |
| 40h | Reserved | | | |
| 41h | Current Raw Value | The managed values and joined. | | |
| 48h | E3 (Timed Workload, Host Reads %) | Raw value: shows the percentage of I/O | | |
| 49h | Reserved | operations that are read operations (since reset of the workload timer, attribute E4h). Reported as | After 60 Seconds operation | Every 60 seconds and upon shutdown notification |
| 4Bh | Normalized Value | integer percentage from 0 to 100. | | |
| 4Ch | Reserved | Normalized value: always 100. | | |
| 4Dh | Current Raw Value | | | |
| 54h | E4 (Timed Workload, Timer) | | | |
| 55h | Reserved | Raw value: measures the elapsed time (number of minutes since starting this workload timer). | After CO Cecende | Every 60 seconds and |
| 57h | Normalized Value | Example: if the raw value is 500, the timer has been running for 500 minutes. | After 60 Seconds operation | upon shutdown notification |
| 58h | Reserved | Normalized value: always 100. | | |
| 59h | Current Raw Value | | | |
| 12Ch | E5 (In-flight Read IO Commands) | | When Requested | |
| 12Dh | Reserved | Raw Value: Shows total in-flight host read IO commands counter when requested | | Upon Event |
| 12Fh | Normalized Value | Normalized value: always 100 | | Opon Event |
| 130h | Reserved | 1 | | |



| Byte Offset | Attribute | Description | Updated | Saved to NAND |
|----------------|--|--|--|--|
| 131h | Current Raw Value | | | |
| 138h | E6 (In-flight Write IO Commands) | | | |
| 139h | Reserved | Raw Value: Shows total in-flight host write IO | | |
| 13Bh | Normalized Value | commands counter when requested Normalized value: always 100 | When Requested | Upon Event |
| 13Ch | Reserved | | | |
| 13Dh | Current Raw Value | | | |
| 60h | EA (Thermal Throttle Status) | Raw value: reports Percent Throttle Status and Count of events | | |
| 61h | Reserved | Byte 0: Throttle status reported as integer percentage. | | |
| 63h | Normalized Value | Bytes 1-4: Throttling event count. Number of times thermal throttle has activated. Preserved | When Requested | Upon Event |
| 64h | Reserved | over power cycles. | | |
| 65h | Current Raw Value | Byte 5: Reserved. Normalized value: always 100. | | |
| 6Ch | F0 (Retry Buffer Overflow Counter) | | Upon Event | Upon Event |
| 6Dh | Reserved | Raw Value: Counter to indicate the number of times Retry Buffer has overflown | | |
| 6Fh | Normalized Value | Normalized Value: is always 100 | | |
| 70h | Reserved | | | |
| 71h | Current Raw Value | | | |
| 78h | F3 (PLL Lock Loss Count) | | Upon Event | Upon Event |
| 79h | Reserved | Raw Value: Counter to indicate the number of | | |
| 7Bh | Normalized Value | times PCIe Refclock PLL has unlocked Normalized Value: is always 100 | | |
| 7Ch | Reserved | · | | |
| 7Dh | Current Raw Value | | | |
| 84h | F4 (NAND Bytes Written) | | | When Requested, but no more than 60s +/- 5s |
| 85h | Reserved | Current Value: NAND sectors written divided by | When Requested, but no | |
| 87h | Normalized Value | 65536 (1 count = 32 MiB) Normalized value: always 100 | more than 60s +/- 5s | |
| 88h | Reserved | | | |
| 89h | Current Value | | | |
| 90h | F5 (Host Bytes Written) | | | |
| 91h | Reserved | Current Value: Host sectors written divided by | When Requested, but no | When Requested, but no |
| 93h | Normalized Value | 65536 (1 count = 32 MiB) Normalized value: always 100 | when Requested, but no more than 60s +/- 5s | more than 60s +/- 5s |
| 94h | Reserved | | | |
| 95h | Current Value | | | |
| | | | | continued |



| Byte Offset | Attribute | Description | Updated | Saved to NAND |
|----------------|--|---|----------------|----------------|
| 9Ch | F6 (Host Context Wear Indicator) | | | |
| 9Dh | Reserved | Current value is normalized, representing the amount of system area writes that have been | | |
| 9Fh | Normalized Value | utilized. A value of 0x64 / 100d reflects that the user's allocation of system area writes has been | When Requested | When Requested |
| A0h | Reserved | exhausted. | · | |
| A1h | Current Raw Value | Normalized value: always 100 | | |
| A7h | Reserved | | | |
| E4h | F9 (Available Firmware Downgrades) | | | |
| E5h | Reserved | | | |
| E7h | Normalized Value | Raw Value: Number of FW downgrades available for the user via the standard/spec admin | Upon Event | Upon Event |
| E8h | Reserved | Normalized value: always 100 | | |
| E9h | Current Raw Value | | | |
| EFh | Reserved | | | |
| F0h | FA (Read Host Collision Count) | | Upon Event | Upon Event |
| F1h | Reserved | Raw Value: Collision count of host read to trim Normalized value: always 100 | | |
| F3h | Normalized Value | | | |
| F4h | Reserved | | | |
| F5h | Current Raw Value | | | |
| FBh | Reserved | | | |
| FCh | FB (Write Host Collision Count) | | Upon Event | Upon Event |
| FDh | Reserved | | | |
| FFh | Normalized Value | Raw Value: Collision count of host write to trim | | |
| 100h | Reserved | Normalized value: always 100 | | |
| 101h | Current Raw Value | | | |
| 107h | Reserved | | | |
| 108h | FC (XOR Pass Count) | | | |
| 109h | Reserved | Pur Million Share at a 1 YOR R | | |
| 10Bh | Normalized Value | Raw Value: Shows total XOR Pass Count when requested | When Requested | Upon Event |
| 10Ch | Reserved | Normalized value: always 100 | | |
| 10Dh | Current Raw Value | | | |
| 113h | Reserved | | | |
| 114h | FD (XOR Fail Count) | Raw Value: Shows total XOR Fail Count when requested Normalized value: always 100 | When Requested | Upon Event |
| | | | | continue |



| Byte Offset | Attribute | Description | Updated | Saved to NAND |
|----------------|-------------------------------------|--|----------------|---------------|
| 115h | Reserved | | | |
| 117h | Normalized Value | | | |
| 118h | Reserved | | | |
| 119h | Current Raw Value | | | |
| 11Fh | Reserved | | | |
| 120h | FE (XOR Invoked Count) | | | |
| 121h | Reserved | | | Upon Event |
| 123h | Normalized Value | Raw Value: Shows total XOR Invoked Count when requested | When Requested | |
| 124h | Reserved | Normalized value: always 100 | | |
| 125h | Current Raw Value | | | |
| 12Bh | Reserved | | | |
| 12Ch | E5 (In-flight Read IO Commands) | | | |
| 12Dh | Reserved | Raw Value: Shows total in-flight host read IO | When Requested | Upon Event |
| 12Fh | Normalized Value | commands counter when requested Normalized value: always 100 | | |
| 130h | Reserved | | | |
| 131h | Current Raw Value | | | |
| 138h | E6 (In-flight Write IO Commands) | | | |
| 139h | Reserved | Raw Value: Shows total in-flight host write IO | When Requested | |
| 13Bh | Normalized Value | commands counter when requested Normalized value: always 100 | | Upon Event |
| 13Ch | Reserved | | | |
| 13Dh | Current Raw Value | | | |

Note:

It is recommended for the host to wait at least 90 seconds after power ON to retrieve the most current counter values from SMART Log Attributes (Log CAh)

Table 16: NVMe IO Queue Metrics Log Page (Log Identifier CBh)

| Offset | # of Bytes | Log Page Content |
|---------------------------|------------|-------------------------------------|
| 0-1 | 2 | Log Version (current is 1) |
| 2-3 | 2 | IOSQ Count |
| 4-5 | 2 | IOCQ Count |
| 6-389 | 384 | IOSQ Structs (12B each @ 32 queues) |
| 390-709 | 320 | IOCQ Structs (10B each @ 32 queues) |
| 710-1023 | 314 | Reserved padding to reach 1024B |
| IOSQ Structure Definition | | |
| 0-1 | 2 | IOSQ ID |
| | | continued |



| Offset | # of Bytes | Log Page Content |
|---------------------------|------------|------------------------|
| 2-3 | 2 | Associated IOCQ ID |
| 4-5 | 2 | Head Pointer |
| 6-7 | 2 | Tail Pointer |
| 8-9 | 2 | Outstanding Commands |
| 10-11 | 2 | Queue Size (Max Depth) |
| IOCQ Structure Definition | | |
| 0-1 | 2 | IOCQ ID |
| 2-3 | 2 | Head Pointer |

Table 17: Drive Marketing Name Log (Log Identifier DDh)

| Byte | # of Bytes | Log Page Content |
|--------|------------|------------------|
| 0 | 8 | Intel® |
| 8 | 1 | Space |
| 9 | 3 | SSD |
| 12 | 1 | Space |
| 13 | 2 | D5 |
| 15 | 1 | Space |
| 16 | 5 | Product Name |
| 21 | 3 | Space (three) |
| 24 | 6 | Series |
| 30-511 | 482 | Reserved (0x0) |

Table 18: Garbage Control Collection Log (Log Identifier FDh)

| Byte | # of Bytes | Log Page Content | | |
|-----------|------------|------------------------|------|--|
| 0-1 | 2 | Log Page Major Version | | |
| 2-3 | 2 | Log Page Minor Version | | |
| | | GC Log Timer Type | 0-3 | This part contains all of |
| 4-1203 | 1200 | GC Log Timestamp | 4-11 | the aggressive GC log entries. Every entry contains a 12-byte log entry information. The maximum log entry index is 100. |
| 1204-4095 | 2892 | Reserved | • | • |

Table 19: Latency Outlier Log Page (Log Identifier FEh)

| Byte | # of Bytes | Log Page Content | |
|------|------------|------------------|--------|
| 1-0 | 2 | majorVersion 1 | |
| 3-2 | 2 | minorVersion 0 | |
| | | cont | tinued |



| Byte | # of Bytes | Log Page Content | |
|-------|------------|--|--|
| 4-7 | 4 | Reserved | |
| 15-8 | 8 | logldx - total log numbers can be read | |
| 23-16 | 8 | Timestamp of ticks (logs generated to log dump) | |
| 27-24 | 4 | Cmd type - 0 for read or 1 for write This is the entire log of the total log of the log of the total log of the total log of the total log of the log of the total log of the | |
| 31-28 | 4 | Latency in µs | that can be duplicated up to 50 entries. |
| 39-32 | 8 | LBA of the outlier location | |

5.5 SMART Attributes

The following tables list the SMART attributes supported by the D5-P5530 in accordance with NVMe specification revision 1.3c.

Table 20: SMART Attributes (Log Identifier 02h)

| Byte | # of Bytes | Attribute | Description |
|------|------------|--|--|
| 0 | 1 | Critical Warning | These bits if set, flag various warning sources. Bit 0: Available Spare is below Threshold Bit 1: Temperature has exceeded Threshold Bit 2: Reliability is degraded due to excessive media or internal errors Bit 3: Media is placed in Read-Only Mode Bit 4: Volatile Memory Backup System has failed (e.g., enhanced power loss capacitor test failure) Bits 5-7: Reserved Any of the critical warning can be tied to asynchronous event notification. |
| 1 | 2 | Temperature | Device SMART temperature in Kelvin. |
| 3 | 1 | Available Spare | Starts from 100 and decrements. |
| 4 | 1 | Available Spare Threshold | Contains a normalized percentage (0 to 100%) of the remaining spare capacity available Threshold is set to 10%. |
| 5 | 1 | Percentage Used Estimate (Value allowed to exceed 100%) | A value of 100 indicates that the estimated endurance of the device has been consumed, but may not indicate a device failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value shall be updated once per power-on hour (when the controller is not in a sleep state). At drive life of 105%, write performance to the drive is throttled. Drive enters into read only mode. |
| 32 | 16 | Data Units Read (in LBAs) | Contains the number of 512 byte data units the host has read from the controller; this value does not include metadata. This value is reported in thousands (i.e., a value of 1 corresponds to 1000 units of 512 bytes read) and is rounded up. When the LBA size is a value other than 512 bytes, the controller shall convert the amount of data read to 512 byte units. |
| 48 | 16 | Data Units Write (in LBAs) | Contains the number of 512 byte data units the host has written to the controller; this value does not include metadata. This value is reported in thousands (i.e., a value of 1 corresponds to 1000 units of 512 bytes written) and is rounded up. When the LBA size is a value other than 512 bytes, the controller shall convert the amount of data written to 512 byte units. For the |





| Byte | # of Bytes | Attribute | Description |
|---------|------------|--|---|
| | | | NVM command set, logical blocks written as part of Write operations shall be included in this value. Write Uncorrectable commands shall not impact this value. |
| 64 | 16 | Host Read Commands | Contains the number of read commands issued to the controller. |
| 80 | 16 | Host Write Commands | Contains the number of write commands issued to the controller. |
| 96 | 16 | Controller Busy Time (in minutes) | Contains the amount of time the controller is busy with I/O commands. The controller is busy when there is a command outstanding to an I/O Queue (specifically, a command was issued by way of an I/O Submission Queue Tail doorbell write and the corresponding completion queue entry has not been posted yet to the associated I/O Completion Queue). This value is reported in minutes. Note: Controller Busy Time may not be equal to I/O time, as controller may release the operation to SW routines. |
| 112 | 16 | Power Cycles | Contains the number of power cycles. |
| 112 | 10 | Fower Cycles | Contains the number of power-on hours. This does not include |
| 128 | 16 | Power On Hours | time that the controller was powered and in a low power state condition. |
| 144 | 16 | Unsafe shutdowns | Contains the number of unsafe shutdowns. This count is incremented when a shutdown notification (CC.SHN) is not received prior to loss of power. |
| 160 | 16 | Media Errors | Contains the number of occurrences where the controller detected an unrecovered data integrity error. Errors such as uncorrectable ECC, CRC checksum failure, or LBA tag mismatch are included in this field. |
| 176 | 16 | Number of Error Information Log Entries | Contains the number of Error Information log entries over the life of the controller. |
| 195:192 | 4 | Warning Composite Temperature Time | Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater than or equal to the Warning Composite Temperature Threshold (WCTEMP) field and less than the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure in Appendix C. If the value of the WCTEMP or CCTEMP field is 0h, then this field is always cleared to 0h regardless of the Composite Temperature value. |
| 199:196 | 4 | Critical Composite Temperature Time | Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure in Figure 111 of NVMe Spec 1.3c. If the value of the CCTEMP field is 0h, then this field is always cleared to 0h regardless of the Composite Temperature value |
| 201:200 | 2 | Temperature Sensor 1 | Currently not implemented on D5-P5530 |
| 203:202 | 2 | Temperature Sensor 2 | Currently not implemented on D5-P5530 |
| 205:204 | 2 | Temperature Sensor 3 | Currently not implemented on D5-P5530 |
| 207:206 | 2 | Temperature Sensor 4 | Currently not implemented on D5-P5530 |
| | | Temperature Sensor 5 | Currently not implemented on D5-P5530 |
| 209:208 | 2 | remperature sensor s | Currently not implemented on b3-F 3330 |



| Byte | # of Bytes | Attribute | Description |
|---------|------------|--|--|
| 213:212 | 2 | Temperature Sensor 7 | Currently not implemented on D5-P5530 |
| 215:214 | 2 | Temperature Sensor 8 | Currently not implemented on D5-P5530 |
| 219:216 | 4 | Thermal Management Temperature 1 Transition Count | Contains the number of times the controller transitioned to lower power active power states or performed vendor specific thermal management actions while minimizing the impact on performance in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature. This counter shall not wrap once it reaches its maximum value. A value of zero indicates that this transition has never occurred. This is not supported on D5-P5530. |
| 223:220 | 4 | Thermal Management Temperature 2 Transition Count | Contains the number of times the controller transitioned to lower power active power states or performed vendor specific thermal management actions regardless of the impact on performance (e.g., heavy throttling) in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature. This is not supported on D5-P5530. |
| 227:224 | 4 | Total Time For Thermal Management Temperature 1 | Contains the number of seconds that the controller had transitioned to lower power active power states or performed vendor specific thermal management actions while minimizing the impact on performance in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature. This is not supported on D5-P5530. |
| 231:228 | 4 | Total Time For Thermal Management Temperature 2 | Contains the number of seconds that the controller had transitioned to lower power active power states or performed vendor specific thermal management actions regardless of the impact on performance (e.g., heavy throttling) in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature. This is not supported on D5-P5530. |
| 511:232 | N/A | Reserved | |

Note:

Intel recommends the host wait at least 90 seconds after power ON before retrieving the most current counter values. From SMART Log Attributes (Log 02h)

Table 21: Get Log Page - Temperature Sensor Data Structure

| Bits | Description | |
|-------|---|--|
| | Temperature Sensor Temperature (TST): Contains the current temperature in degrees Kelvin reported by the temperature sensor. | |
| 15:00 | The physical point in the NVM subsystem whose temperature is reported by the temperature sensor and the temperature accuracy is implementation specific. An implementation that does not implement the temperature sensor reports a temperature of zero degrees Kelvin. The temperature reported by a temperature sensor may be used to trigger an asynchronous event | |

5.6 SET Features Identifiers

In addition to the SMART attribute structure, features pertaining to the operation and health of the D5-P5530 can be reported to the host on request through the Get Features command. Get Features support is per device and not available for a per namespace basis. The user can change settings using SET Features on the following items as defined in NVMe 1.3c specification.

Please refer to NVMe 1.3c specification for details of the following SET features:

- Arbitration (Feature Identifier 01h)
- Power Management (Feature Identifier 02h)¹



- Temperature Threshold (Feature Identifier 04h)
- Error Recovery (Feature Identifier 05h)¹
- Number of Queues (Feature Identifier 07h)
- Interrupt Coalescing (Feature Identifier 08h)
- Interrupt Vector Configuration (Feature Identifier 09h)
- Write Atomicity (Feature Identifier 0Ah)¹
- Asynchronous Event Configuration (Feature Identifier 0Bh)

Commands to Get/Set features Power Management, Error Recovery, Write Atomicity not supported during Sanitize
operations.

D5-P5530 also supports the following Vendor Unique Opcodes:

• Clear Assert (Opcode C8h)

5.7 Vendor Unique Opcodes

5.7.1 Inject Assert Error/Clear Assert (Opcode C8h)

This vendor-unique Opcode will:

- Inject assert error so that the drive enters into Disable Logical State for test purpose.
- Clear drive assert, but preserve SMART data, remove user data.

Note:

These two features can be supported when NCAT feature is disabled.

Table 22: Inject Assert Error/Clear Assert - Command DWORD 10

| Bit | Description | |
|-------|--|--|
| 31:00 | Write Usage: Bit [15:0] reserved for Assert Error Injection feature Bit [31:16] reserved for Assert Error Clear feature 0x10000 = Clear Assert, Presever SMART data, Remove User Data Read Usage: None | |

5.8 Vendor Unique Feature Identifiers (Set/Get)

Intel® SSD D5-P5530 supports the following Vendor Unique FIDs (VU) SET Features:

- Endurance Management (C0h)
- Set/Get Max LBA (C1h)
- Set/Get Max Native LBA (C2h)
- Extend Temp Setting (C3h)
- Custom PCIe Phy (C4h)
- Set/Get Power Governor Setting (C6h)
- Set/Get SMB ASIC Address (C8h)
- Set/Get Blink activity for LED (C9h)



- Reset Timed Workload Timers (D5h)
- Set/Get Enable Latency Tracking (E2h)
- Clear PCIe Correctable (EAh)

5.8.1 Set/Get Endurance Management Disable Setting (C0h)

This Vendor Unique command returns the Endurance Management setting.

Table 23: C0h - Endurance Management Disable Setting - Command Dword 11

| Bit | Description | |
|-------|---------------------------------------|--|
| 31:01 | Reserved | |
| 00 | Read Usage: 0 = Enabled, 1 = Disabled | |

If a Get Features command is issued for this Feature, the attributes specified are returned in Dword 0 of the completion queue entry for that command.

5.8.2 Set/Get Max LBA (C1h)

This Vendor Unique command sets/ gets the maximum addressable Logical Block for the entire Drive. Command Dword 11 and Command Dword 12 are used to transfer up to 64 bits of LBA information. This is a global setting that applies to the entire drive that namespaces may be allocated from.

- LBA size that this command sets and reports is in 512B units regardless of the logical LBA size
- Setting a value higher than device specified IDEMA capacity will result in a returned NVMe error status, see Table 25 on page 38
- Setting a value that is lower than 8 GB will result in a returned NVMe error status
- Drive firmware rounds up Set Max LBA to the nearest 8 GB boundary

Device will be shipped as default single namespace with IDEMA mode out of factory. Once this default namespace is deleted, it will remain in namespace mode throughout the life of the device even though 1 namespace is created with maximum capacity. Single namespace can be created with native factory capacity.

With multiple namespaces, each new namespace created is aligned to 8GiB granularity rounding up by the firmware. This is controller limitation, Intel don't expect this to go away in next generation product. It is recommended for customers not to utilize SetMaxLBA command in combination with Multiple Namespace. If drive is over-provisioned with SetMaxLBA, drive will disable support for multiple namespaces (MNS). To re-enable support for MNS drive should be reverted back to native capacity using SetMaxLBA command. With multiple namespace, each namespace can have single locking range spanning the allocated LBA capacity. On a single namespace range, multiple locking range can be initiated, but the namespace should be configured to native LBA capacity.

Table 24: Set Max LBA Setting - Command Dword 11 and Command Dword 12

| Bit | Description |
|-------|---|
| 63:00 | Maximum User LBA: Write Usage: This field sets the 64-bit maximum LBA addressable by the Drive. Read Usage: This field contains the 64-bit maximum LBA addressable by the Drive. Command Dword 11 contains bits 31:00; Command Dword 12 contains bits 63: 32. |

The return status code type (SCT) 0x1 (Command Specific Status), status codes (SC) for Set Max LBA command are listed in the table below.



Table 25: Status Code - Set Max LBA Command Specific Status Values

| Value | Description |
|-------|--|
| COh | Requested MAX LBA exceeds Available capacity |
| C1h | Requested MAX LBA smaller than minimum allowable limit. |
| C2h | Requested MAX LBA is smaller than allocated Namespace requirements |

5.8.3 Set/Get Native Max LBA (C2h)

This vendor unique command enables the user to read Native max LBA value, which is the highest LBA that the device accepts. This command would be of value to an end user attempting to restore the full capacity of the drive, without having first recorded the max value, or using trial/error to determine the effective max LBA size.

Set Features of the Native Max LBA FID shall always return error "Invalid Command 01h"

LBA size that this command reports is in 512B units no matter what the current logical format.

5.8.4 Extend Temp Setting (C3h)

Table 26: C3h - Extend Temp Setting - Command Dword 11

| Bit | Description |
|-------|--|
| 31:08 | Reserved |
| 07:00 | Extend Temp setting: Write Usage - Turns on/off extended case temperature settings Read Usage: Reads the current setting whether it is turned on/off |

If a Get Features command is issued for this Feature, the attributes specified are returned in Dword 0 of the completion queue entry for that command.

The return status code type (SCT) 0x1 (Command Specific Status), status codes (SC) for Extend thermal setting command are:

Table 27: Status Codes - Extend Temp Setting Command Specific Status Values

| Value | Description |
|-------|-----------------|
| COh | Invalid Setting |

5.8.5 Set/Get Power Governor Setting (C6h)

Table 28: Set/Get Power (Typical) Governor Setting (C6h)

| Bit | Description | | | | |
|-------|-------------|------------|-------|--------|--------|
| 31:08 | Reserved | | | | |
| | Value | Power Mode | 960GB | 1.92TB | 3.84TB |
| 07:00 | 00h | PM0 | 12W | 13W | 15W |
| | 01h | PM1 | 11W | 12W | 12W |
| | 02h | PM2 | 10W | 11W | 11W |



The return status code type (SCT) 0x1 (Command Specific Status), status codes (SC) for Power Governor setting command are:

Table 29: Status Codes - Power Governor Setting Command Specific Status Value

| Value | Description |
|-------|-----------------|
| COh | Invalid Setting |

5.8.6 Set/Get SMB ASIC Address (C8h)

This FID enables customers to disable or change SMB Address, in the field, if address conflict arises.

Setting an SMB address greater than 7Fh (7bit slave address corresponding to 1111 111) will disable SMB ASIC access and set the address to 0x80. If Bits[9:1] is set to 0xFF, FW disabled SMB ASIC access

If a Get Features command is issued for this Feature, the attributes specified are returned in Dword 0 of the completion queue entry for that command. Refer to Section 2.12 for details on SMBus address.

Table 30: C8h - Get/Set SMB ASIC Address

| Bit | Description |
|-------|------------------------|
| 0 | Reserved |
| 09:01 | SMB Controller Address |
| 31:10 | Reserved |

5.8.7 Set/Get Blink activity for LED (C9h)

Table 31: C9h - Set/Get Blink activity for LED

| Feature Option | Feature Value Range | Description | Default |
|----------------|------------------------|---|-----------|
| 0 | 0-1 | LED state while host is inactive. (0 = OFF, 1 = ON) | 1 (ON) |
| 1 | 0-1 | LED duration increment size. (0 = 50ms, 1 = 25ms) | 0 (50ms) |
| 2 | 0-15 | Off duration during IO activity in 25ms/50ms increments. 0 = solid ON | 5 (ON) |
| 3 | 0-15 | On duration during IO activity in 25ms/50ms increments. 0 = match OFF duration | 0 |
| 4 | 0-15 | Off duration during format activity in 25/50ms increments. 0 = solid ON | 5 (250ms) |
| 5 | 0-15 | On duration during format activity in 25/50ms increments. 0 = match OFF duration | 0 (250ms) |



- C9- Set Features Command Dword 11 will be divided into following sections
 - Bits[31:24] Feature options and Bits[23:0] Feature Value
 - Feature options and value ranges are defined above
- C9- Get Features Command Dword 11 will be divided into following sections
 - Bits[31:24] Feature options and Bits[23:0] Reserved. Must be 0.
 - Current value for the requested LED feature option will be returned in DW0[31:0]

The return status code type (SCT) 0x1 (Command Specific Status), status codes (SC) for "Get/Set Blink Activity for LED" interval setting are:

Table 32: Status Code - Set/ Get P11 Blink Activity for LED Specific Status Values

| Value | Description |
|-------|-----------------|
| COh | Invalid Setting |

5.8.8 Get Reset Timed Workload Counters (D5h)

Table 33: D5h - Reset Timed Workload Counters - Command Dword 11

| Bit | Description |
|-------|---|
| 31:01 | Reserved |
| 00 | Timed Workload Reset Settings: Write Usage: 00 = NOP, 1 = Reset E2, E3,E4 counters; Read Usage: Not Supported |

Note:

Get Features will not work for "Reset Timed Workload Counters," and status code is same as in the table above.

5.8.9 Set/Get Enable Latency Tracking (E2h)

Table 34: E2h - Set/Get Enable Latency Tracking

| Bi | it | Description |
|------|----|---|
| 31:0 | 01 | Write Usage: 00h = Disable Latency Tracking (Default) 01h = Enable Latency Tracking |



6 NVMe Driver Support

The following table describes the NVMe Driver Support for D5-P5530. The support includes releasing and validating NVMe drivers for certain operating systems and validating functionality for open source drive, inbox, or native drivers for select operating systems.

It is recommended to use an NVMe Driver that supports Namespace Optimal IO Boundary (NOIOB) with this product. If an NVMe Driver is used that does not support NOIOB issuing IO commands that do not align to 128KB boundaries may result in a significant drop in performance and Quality of Service (QoS). If the driver being used does not support NOIOB, it is recommended that the host maintains splitting of 128KB IO boundaries in order to avoid a performance impact.

Table 35: Intel® SSD D5-P5530 NVMe Driver Support

| Support Level | Operating System Description |
|--|--|
| Intel Provided ¹ | Windows Server 2019 Windows Server 2016 VMware ESXi 6.5 VMware ESXi 6.7 VMware ESXi 7.0 |
| In-box Driver or external package ² | Windows Server 2016 Windows Server 2019 Windows Server 2022 VMware ESXi 7.0 RHEL 7.5 RHEL 8.0 Ubuntu 16.04.4 HWE LTS Ubuntu 18.04 Namespace Optimal IO Boundary (NOIOB) on D5-P5530 support -kernel.org Linux Kernel v4.13 |

Notes:

- I. With Intel provided driver, full product specification is guaranteed, booting is only supported for 64bit OS
- 2. With open source non-Intel driver, compatibility and functionality is validated



7 Other Compliance and Certifications

Table 36: Other Compliance and Certifications

| NVMe NVM | Indicates compliance with UNH-IOL testing for NVMe compliance |
|------------------------|---|
| PCIe PCI EXPRESS | Indicates compliance with PCI-SIG Organization testing requirements |



Appendices

A Performance and Endurance Metrics

Table 37: Intel® SSD D5-P5530 User Addressable Sectors

| Capacity | Unformatted Capacity ¹ (Total User Addressable Sectors in LBA Mode) |
|----------|--|
| 960GB | 1,875,385,008 |
| 1.92TB | 3,750,748,848 |
| 3.84TB | 7,501,476,528 |

Notes:

- The total usable capacity of the SSD may be less than the total physical capacity because a small portion of the
 capacity is used for NAND media management and maintenance. IDEMA standard is used. 1 sector = 512 bytes LBA
 count shown represents total user storage capacity and will remain the same throughout the life of the drive.
- 2. $1TB = 10^{12}$ bytes.

Table 38: Random Read/Write (IOPS) - D5-P5530

| Capacity | | | | Intel® SSD D5-P5530 | | | | | | |
|----------|-------------|----|---------|------------------------|--------------------------------|-----------------------|-----------------------|--|--|--|
| | | | | | Specification ^{1,2,3} | | | | | |
| | PCIe Gen | | Workers | 4KB Random Write | 8KB Random Write | 4KB Random Read | 8KB Random Read | 4KB Random 70/30 Read/ Write | 8KB Random 70/30 Read/ Write | |
| 960GB | 4.0 | 32 | 8 | 75,000 | 37,000 | 300,000 | 200,000 | 140,000 | 87,000 | |
| 1.92TB | 4.0 | 32 | 8 | 100,000 | 54,000 | 550,000 | 380,000 | 200,000 | 150,000 | |
| 3.84TB | 4.0 | 32 | 8 | 100,000 | 60,000 | 875,000 | 570,000 | 240,000 | 178,000 | |

Notes:

- 1. 4KB = 4,096 bytes; 8KB = 8,192 bytes
- 2. Performance measured with Queue Depth 32 x 8 workers (Universal QD=256). Measurements are performed on a full Logical Block Address (LBA) span of the drive. Power mode set at PMO.
- 3. For 100% read workloads, drive should be pre-conditioned with the equivalent 100% write workload transfer size before measurement.
- 4. Intel expects up to 5% variation in performance between drive to drive runs. Any change in the system or drive configuration may impact drive performance.



| Table 39: | Random Read | /Write IOPS | Consistency | (%) | - D5-P5530 |
|-----------|-------------|-------------|-------------|-----|------------|
|-----------|-------------|-------------|-------------|-----|------------|

| | Intel® SSD D5-P5530 | | | | |
|----------|--------------------------------|------------------|--|--|--|
| Capacity | Specification ^{1,2,3} | | | | |
| | 4KB Random Read | 4KB Random Write | | | |
| 960GB | 90% | 85% | | | |
| 1.92TB | 90% | 85% | | | |
| 3.84TB | 90% | 85% | | | |

- 1. 4KB = 4,096 bytes; 8KB = 8,192 bytes
- 2. Performance measured with Queue Depth 32 x 8 workers (Universal QD=256).
- 3. Intel expects up to 10% variation in consistency between drive to drive runs. Any change in the system or drive configuration may impact drive performance.

Table 40: Sequential Read and Write Bandwidth (MB/s) - D5-P5530

| | | | | | | | | Intel® SSD D5-P5530 | | | |
|----------|-------------|----------------|---------|----------------------------|------------------|--|--|---------------------|--|--|--|
| Capacity | PCIe Gen | Queue Depth | Workers | Specification ¹ | | | | | | | |
| | | | | Sequential Read | Sequential Write | | | | | | |
| 960GB | 4.0 | 256 | 1 | 5,500 | 1,600 | | | | | | |
| 1.92TB | 4.0 | 256 | 1 | 6,500 | 3,000 | | | | | | |
| 3.84TB | 4.0 | 256 | 1 | 6,500 | 3,500 | | | | | | |

Notes:

- Performance measured using FIO Linux Centos 7.5.1804 kernel 4.14.74 with 128KB (131,072 bytes) of transfer size
 with Queue Depth 256 (1 worker). Measurements are performed on a full Logical Block Address (LBA) span of the drive
 once the workload has reached steady state but including all background activities required for normal operation and
 data reliability. Power mode set at PM0
- 2. Intel expects up to 5% variation in performance between drive to drive runs. Any change in the system or drive configuration may impact drive performance.

Table 41: Typical Latency – D5-P5530- U.2 15mm

| | | Intel® SSD D5-P5530 | | | | | |
|----------|------|--|---|------------------------------------|-------------------------------------|--|--|
| Capacity | Unit | Specification | | | | | |
| Capacity | | 4K Sequential ¹ Read QD1 | 4K Sequential ¹ Write QD1 | 4K Random ¹ Read QD1 | 4K Random ¹ Write QD1 | | |
| 960GB | μs | 10 | 13 | 65 | 16 | | |
| 1.92TB | μs | 10 | 13 | 65 | 16 | | |
| 3.84TB | μs | 10 | 13 | 65 | 16 | | |

Notes:

- 1. Latency measured using 4 KB (4,096 bytes) transfer size with Queue Depth equal to 1.
- 2. For 100% read workloads, drive should be pre-conditioned with the equivalent 100% write workload transfer size before measurement.

Product Specification January 2022
44 Intel Confidential 349827-002US



Table 42: Quality of Service - D5-P5530

| | | | Intel® SSD D5-P5530 | | | | |
|---------------------------------------|----------------|------|--|----------------|-----------------|--|--|
| Capacity | Queue Depth | Unit | Specification 1,2,3 | | | | |
| | | | 4K Random Read | 4K Random 95/5 | 4K Random 75/25 | | |
| Quality of Service ¹ (99%) | | | | | | | |
| 960GB | QD1 | μs | 110 | 110 | 260 | | |
| 1.92TB | QD1 | μs | 110 | 110 | 248 | | |
| 3.84TB | QD1 | μs | 110 | 110 | 205 | | |
| | | | Quality of Service ¹ (99.99 | %) | | | |
| 960GB | QD1 | μs | 380 | 700 | 700 | | |
| 1.92TB | QD1 | μs | 330 | 700 | 700 | | |
| 3.84TB | QD1 | μs | 275 | 728 | 942 | | |

- Measured as the time taken for 99.0 or 99.99 percentile of commands to finish the round-trip from host to drive and back to host.
- Data measured using FIO Linux Centos 7.5.1804 kernel 4.14.74 Quality of Service measured using 4KB (4,096 bytes)
 transfer size on a random workload on a full Logical Block Address (LBA) span of the drive once the workload has
 reached steady state but including all background activities required for normal operation and data reliability.
- 3. For 100% read workloads, drive should be pre-conditioned with the equivalent 100% write workload transfer size before measurement.

Table 43: Endurance - Drive Writes Per Day (DWPD)

| - | | JEDEC Workload | | | 64K Sequential Workload | | |
|----------------|----------|----------------------------------|----------------------------------|--------------------|--------------------------------|--------------------------------|--------------------|
| Form Factor | Capacity | DWPD ^{1,2} (3 years) | DWPD ^{1,2} (5 years) | PBW ^{3,4} | DWPD ¹ (3 years) | DWPD ¹ (5 years) | PBW ^{3,4} |
| P5530 - | 960GB | 1.6 | 1.0 | 1.7 | 6.6 | 6.7 | 6.7 |
| U.2 | 1.92TB | 1.6 | 1.0 | 3.5 | 4.0 | 4.0 | 4.0 |
| 15mm | 3.84TB | 1.6 | 1.0 | 6.5 | 7.0 | 14.2 | 28.4 |

Notes:

- Refer to JESD219 standard table 1 for UBER, FFR and other Enterprise SSD endurance verification requirements. Endurance verification acceptance criterion based on establishing <1E-17.
- 2. DWPD is within +/-5% variance.
- 3. $1PB = 10^{15}$ bytes
- 4. Petabytes Written (PBW). Refer to JESD219 standard table 1 for UBER, FFR and other Enterprise SSD requirements. The number of drive writes such that the SSD meets the requirements according to the JESD218 standard. Endurance rating verification is defined to establish UBER <1E-16 at 60% upper confidence limit.



Table 44: Drive Shutdown (RTD3 Entry) and Time To Ready (TTR)

| Form Factor | Capacity | Safe Shutdown Time or RDT3 Entry (seconds) | Time to Ready (TTR ¹) after Surprise Shutdown (seconds) | Time to Ready (TTR) after Planned Shutdown or RTD3 Resume (seconds) |
|---------------------|----------|--|---|--|
| | 960GB | 6s | 18s | 6s |
| P5530 - U.2 15mm | 1.92TB | 6s | 18s | 6s |
| | 3.84TB | 6s | 18s | 6s |

Table 45: Format NVM Secure Erase and Sanitize Completion Times

| Form Factor | Capacity | Format NVM, No Secure Erase (SES=0) (seconds) | Format NVM, User Data Erase ¹ (SES=1) (seconds) | Format NVM, Cryptographic Erase (SES=2) (seconds) | Sanitize, Block Erase (Command DWord10 - Bits [02:00] = 010b) (minutes) | Sanitize, Cryptographic Erase (Command DWord10 - Bits [00:02] = 100b) (seconds) |
|------------------|----------|--|--|--|---|---|
| | 960GB | <=10s | <=60s | <=10s | <=5min | <=30s |
| P5530 - U.2 15mm | 1.92TB | <=10s | <=60s | <=10s | <=5min | <=30s |
| | 3.84TB | <=10s | <=60s | <=10s | <=5min | <=30s |

Note:

Table 46: Dataset Management Deallocate (TRIM) Command Completion Time

| Form Factor | Capacity | Dataset Management Deallocate completion (milliseconds) |
|------------------|----------|---|
| | 960GB | 100ms |
| P5530 - U.2 15mm | 1.92TB | 100ms |
| | 3.84TB | 100ms |

^{1.} Time to Ready (TTR) is based on time from power on to when the drive can begin receiving PCle commands from host after a single #PERST, when CSTS.RDY bit toggles from '0' to '1'.

These User Data Erase completion times assume the command is issued across all namespaces on the drive, or that the
drive is configured with a single namespace. On a drive configured with multiple namespaces, the User Data Erase may
take significantly longer if only some of the namespaces are targeted by the command instead of the full drive. It is
recommended that Cryptographic Erase (SES=2) is used instead when issuing a Secure Erase to a single namespace in a
multiple namespace environment.



B Power Metrics

Table 47: Power Consumption – U.2 15mm

| Specification | P5530 - U.2 15mm | | | | |
|---|------------------|--------|--------|--|--|
| Specification | 960GB | 1.92TB | 3.84TB | | |
| Max Average Active Write Power ¹ | <12W | <13W | <15W | | |
| Max Average Active Read Power ² | <12W | <13W | <15W | | |
| Max Burst Power ³ | <15W | <16W | <18W | | |
| Idle | <5W | <5W | <5W | | |

Notes:

- 1. The workload equates QD256/128KB Sequential Writes. Average power is measured over a 100ms sample period
- $2. \hspace{0.5cm} \textbf{The workload equates QD256/128KB Sequential Read. Average power is measured over a 100ms sample period} \\$
- 3. The workload equates QD256/128KB Sequential Writes. Burst power is measured over a 500µs sample period.



C IDENTIFY Data Structure

Table 48: Identify Controller

| Bytes | O/M | Title | Description | Expected Value |
|--------------|------------|---|--|---|
| Controller C | apabilitie | s and Features | | |
| 1:00 | М | PCI Vendor ID (VID) | Contains the company vendor identifier that is assigned by the PCI SIG. This is the same value as reported in the ID register in section 2.1.1. | 0x8086 |
| 3:02 | М | PCI Subsystem Vendor ID (SSVID) | Contains the company vendor identifier that is assigned by the PCI SIG for the subsystem. | 0x8086 |
| 23:04 | М | Serial Number (SN) | Contains the serial number for the NVM subsystem that is assigned by the vendor as an ASCII string. | <variable></variable> |
| 63:24 | М | Model Number (MN) | Contains the model number for the NVM subsystem that is assigned by the vendor as an ASCII string. | <variable></variable> |
| 71:64 | М | Firmware Revision (FR) | Contains the currently active firmware revision for the NVM subsystem. This is the same revision information that may be retrieved with the Get Log Page command. | <variable></variable> |
| 72 | М | Recommended Arbitration Burst (RAB) | This is the recommended Arbitration Burst size. The value is in commands and is reported as a power of two (2^n). This is the same units as the Arbitration Burst size. | 0x00 |
| 75:73 | М | IEEE OUI Identifier (IEEE) | Contains the Organization Unique Identifier (OUI) for the controller vendor. The OUI shall be a valid IEEE/RAC assigned identifier that may be registered at http://standards.ieee.org/develop/regauth/oui/public.html. | <extracted from="" td="" wwn<=""></extracted> |
| | | Controller Multi-Path I/O and Namespace Sharing Capabilities (CMIC) | This field specifies multi-path I/O and namespace sharing capabilities of the controller and NVM subsystem. | 0x00 |
| | | | Bits 7:3 are reserved | |
| 76 | 0 | | Bit 2: If set to '1' then the controller is associated with an SR-IOV Virtual Function. If cleared to '0' then the controller is associated with a PCI Function. | 0 |
| | | | Bit 1: If set to '1' then the NVM subsystem may contain two or more controllers. If cleared to '0' then the NVM subsystem contains only a single controller. | 0 |
| | | | Bit 0: If set to '1' then the NVM subsystem may contain two or more physical PCI Express ports. If cleared to '0' then the NVM subsystem contains only a single PCI Express port. | 0 |
| | | | This field indicates the maximum data transfer size between the | 0x05 |
| 77 | М | Maximum Data Transfer Size (MDTS) | host and the controller. The host should not issue a command that exceeds this transfer size. If a command is processed that exceeds the transfer size, then the command is aborted with a status of Invalid Field in Command. The value is in units of the minimum memory page size (CAP.MPSMIN) and is reported as a power of two (2^n). A value of 0h indicates no restrictions on transfer size. The restriction includes metadata if it is interleaved with the logical block data. | (128KB) |
| 79:78 | М | Controller ID (CNTLID) | Contains the NVM subsystem unique controller identifier associated with the controller. | 0x00 |
| 83:80 | М | Version (VER) | This field contains the value reported in the Version register defined in section 3.1.2. Implementations compliant to revision 1.2 or later of this specification shall report a non-zero value in this field. | 0x00 01 03 00 |
| | - | | | continued |



| Bytes | O/M | Title | Description | Expected Value |
|---------|-----|---|---|----------------|
| 87:84 | М | RTD3 Resume Latency (RTD3R) | This field indicates the typical latency in microseconds resuming from Runtime D3 (RTD3). A value of 0h indicates RTD3 Resume Latency is not reported. | 0x00989680 |
| 91:88 | М | RTD3 Entry Latency (RTD3E) | This field indicates the typical latency in microseconds to enter Runtime D3 (RTD3). A value of 0h indicates RTD3 Entry Latency is not reported. | 0x004C4B40 |
| | | | This field indicates the optional asynchronous events supported by the controller. A controller shall not send optional asynchronous events before they are enabled by host software. | 0x200 |
| | | | Bits 31:10 are reserved. | 0 |
| 95:92 | М | Optional Asynchronous Events Supported (OAES) | Bit 9 is set to '1' if the controller supports sending Firmware Activation Notices. If cleared to '0' then the controller does not support the Firmware Activation Notices event. | 1 |
| | | | Bit 8 is set to '1' if the controller supports sending the Namespace Attribute Changed Notices. If cleared to '0' then the controller does not support the Namespace Attribute Notices event. | 0 |
| | | | Bits 7:0 are reserved. | 0 |
| | | | This field indicates attributes of the controller. | 0x0 |
| | | | Bits 31:2 are reserved. | 0 |
| 99:96 | М | Controller Attributes (CTRATT) | Bit 1 (Non-Operational Power State Permissive Mode): If set to '1' then the controller supports host control of whether the controller may temporarily exceed the power of a non-operational power state for the purpose of executing controller initiated background operations in a non-operational power state (i.e., Non-Operational Power State Permissive Mode supported). If cleared to '0' then the controller does not support host control of whether the controller may exceed the power of a non-operational state for the purpose of executing controller initiated background operations in a non-operational state (i.e., Non-Operational Power State Permissive Mode not supported). Refer to section 5.22.1.17. | 0 |
| | | | Bit 0 if set to '1' then the controller supports a 128-bit Host Identifier. Bit 0 if cleared to '0' then the controller does not support a 128-bit Host Identifier. | 0 |
| 111:100 | | | Reserved | |
| 127:112 | 0 | FRU Globally Unique Identifier (FGUID) | This field contains a 128-bit value that is globally unique for a given Field Replaceable Unit (FRU). Refer to the NVM Express TM Management Interface (NVMe-MI TM) specification for the definition of a FRU. This field remains fixed throughout the life of the FRU. This field shall contain the same value for each controller associated with a given FRU. This field uses the EUI-64 based 16-byte designator format. Bytes 122:120 contain the 24-bit Organizationally Unique Identifier (OUI) value assigned by the IEEE Registration Authority. Bytes 127:123 contain an extension identifier assigned by the corresponding organization. Bytes 119:112 contain the vendor specific extension identifier assigned by the corresponding organization. See the IEEE EUI-64 guidelines for more information. This field is big endian (refer to section 7.10). | Varies |
| 220.122 | | | When not implemented, this field contains a value of 0h. | |
| 239:128 | | | Reserved | |
| 255:240 | М | Management Endpoint Capabilities (MEC) | This field indicates the capabilities of the Management Endpoint in the Controller Bits 7:2 are reserved | 0x1 |
| | | | | continued |



| Bytes | O/M | Title | Description | Expected Value |
|------------|----------|--|---|---|
| | | | Bit 1: If set to '1' then the NVM Subsystem contains a Management Endpoint on a PCIe port Bit 0: If set to '1' then the NVM Subsystem contains a Management Endpoint on an SMBus/I2C port. | |
| Admin Comi | mand Set | Attributes | | |
| | | | This field indicates the optional Admin commands supported by the controller. | 0x003F |
| | | | Bits 15:9 are reserved. | |
| | | | Bit 8 if set to '1' then the controller supports the Doorbell Buffer Config command. If cleared to '0' then the controller does not support the Doorbell Buffer Config command. | 0 |
| | | | Bit 7 if set to '1' then the controller supports the Virtualization Management command. If cleared to '0' then the controller does not support the Virtualization Management command. | 0 |
| | | | Bit 6 if set to '1' then the controller supports the NVMe-MI Send and NVMe-MI Receive commands. If cleared to '0' then the controller does not support the NVMe-MI Send and NVMe-MI Receive commands. | 0 |
| | | Optional Admin | Bit 5 if set to '1' then the controller supports Directives. If cleared to '0' then the controller does not support Directives. A controller that supports Directives shall support the Directive Send and Directive Receive commands. | 0 |
| 257:256 | М | Command Support (OACS): | Bit 4 if set to '1' then the controller supports the Device Self-test command. If cleared to '0' then the controller does not support the Device Self-test command. | 1 |
| | | | Bit 3 if set to '1' then the controller supports the Namespace Management and Namespace Attachment commands. If cleared to '0' then the controller does not support the Namespace Management and Namespace Attachment commands. | 1 |
| | | | Bit 2 if set to '1' then the controller supports the Firmware Activate and Firmware Download commands. If cleared to '0' then the controller does not support the Firmware Activate and Firmware Download commands. | 1 |
| | | | Bit 1 if set to '1' then the controller supports the Format NVM command. If cleared to '0' then the controller does not support the Format NVM command. | 1 |
| | | | Bit 0 if set to '1' then the controller supports the Security Send and Security Receive commands. If cleared to '0' then the controller does not support the Security Send and Security Receive commands. | 0 - Opal/Ruby Enabled SKU 0 - Opal/Ruby Disabled SKU |
| | | | This field is used to convey the maximum number of concurrently | 0x3 |
| 258 | М | Abort Command Limit (ACL) | outstanding Abort commands supported by the controller. This is a 0's based value. It is recommended that implementations support a minimum of four Abort commands outstanding simultaneously. | 4 |
| | | | This field is used to convey the maximum number of concurrently | 0x03 |
| 259 | М | Asynchronous Event Request Limit (AERL) | outstanding Asynchronous Event Request commands supported by the controller. This is a 0's based value. It is recommended that implementations support a minimum of four Asynchronous Event Request Limit commands outstanding simultaneously. | 4 |
| 200 | | Firmware Updates | This field indicates capabilities regarding firmware updates. | 0x18 |
| 260 M | | (FRMW) | Bits 7:5 are reserved. | |
| | | | | continued. |



| Bytes | O/M | Title | Description | Expected Value | |
|-------|-----|---|---|----------------|--|
| | | | Bit 4 if set to '1' indicates that the controller supports firmware activation without a reset. If cleared to '0' then the controller requires a reset for firmware to be activated. | 1 | |
| | | | Bits 3:1 indicate the number of firmware slots that the device supports. This field shall specify a value between one and seven, indicating that at least one firmware slot is supported and up to seven maximum. This corresponds to firmware slots 1 through 7. | 4 | |
| | | | Bit 0 if set to '1' indicates that the first firmware slot (slot 1) is read only. If cleared to '0' then the first firmware slot (slot 1) is read/write. Implementations may choose to have a baseline read only firmware image. | 0 | |
| | | | This field indicates optional attributes for log pages that are accessed via the Get Log Page command. | 0x1E | |
| | | | Bits 7:4 are reserved. | | |
| | | | Bit 3 if set to '1' then the controller supports the Telemetry Host- Initiated and Telemetry Controller-Initiated log pages and sending Telemetry Log Notices. If cleared to '0' then the controller does not support the Telemetry Host-Initiated and Telemetry Controller- Initiated log pages and Telemetry Log Notice events. | 1 | |
| 261 | М | Log Page Attributes (LPA) | Bit 2 if set to '1' then the controller supports extended data for Get Log Page (including extended Number of Dwords and Log Page Offset fields). Bit 2 if cleared to '0' then the controller does not support extended data for Get Log Page. | 1 | |
| | | | Bit 1 if set to '1' then the controller supports the Commands Supported and Effects log page. Bit 1 if cleared to '0' then the controller does not support the Commands Supported and Effects log page. | 1 | |
| | | | Bit 0 if set to '1' then the controller supports the SMART / Health information log page on a per namespace basis. If cleared to '0' then the controller does not support the SMART / Health information log page on a per namespace basis. | 0 | |
| 262 | М | Error Log Page Entries | This field indicates the maximum number of Error Information log | 0x3F | |
| 202 | IVI | (ELPE) | entries that are stored by the controller. This field is a 0's based value. | 63 | |
| | | Number of Power | This field indicates the number of NVM Express power states supported by the controller. This is a 0's based value. | 0x02 | |
| 263 | М | States Support (NPSS) | Power states are numbered sequentially starting at power state 0. A controller shall support at least one power state (i.e., power state 0) and may support up to 31 additional power states (i.e., up to 32 total). | | |
| | | | This field indicates the configuration settings for Admin Vendor Specific command handling. | 0x00 | |
| 264 | | Admin Vendor | Bits 7:1 are reserved. | | |
| 264 | М | Specific Command Configuration (AVSCC) | Bit 0 if set to '1' indicates that all Admin Vendor Specific Commands use the format defined in Figure 12 of NVMe Spec 1.3c. If cleared to '0' indicates that the format of all Admin Vendor Specific Commands are vendor specific. | | |
| 265 | 0 | Autonomous Power State Transition | This field indicates the attributes of the autonomous power state transition feature. | 0x00 | |
| | | Attributes (APSTA) | Bits 7:1 are reserved. | | |
| | | | | | |



| Bytes | O/M | Title | Descr | iption | Expected Value |
|-----------|-----|---|---|---|----------------|
| | | | Bit 0 if set to '1' then the controlle state transitions. If cleared to '0' t support autonomous power state | hen the controller does not | |
| | | Warning Composite | This field indicates the minimum value (reported in the SMART / Hindicates an overheating condition operation continues. Immediate radditional cooling or workload restrive to maintain a composite terms. | ealth Information log that n during which controller emediation is recommended (e.g., duction). The platform should | 0x0157 |
| 267:266 | М | Temperature Threshold (WCTEMP) | A value of 0h in this field indicate threshold value is reported by the compliant to revision 1.2 or later non-zero value in this field. | | |
| | | | It is recommended that implement in this field. | ntations report a value of 0157h | |
| 269:268 | М | Critical Composite Temperature | This field indicates the minimum value (reported in the SMART / Hindicates a critical overheating cocontinued normal operation, postdevice shutdown, extreme perfordamage). | ealth Information log) that ndition (e.g., may prevent sibility of data loss, automatic | 0x0161 |
| | | Threshold (CCTEMP) | A value of 0h in this field indicate threshold value is reported by the compliant to revision 1.2 or later non-zero value in this field. | | |
| 271:270 | 0 | Maximum Time for Firmware Activation (MTFA) | Indicates the maximum time the of processing commands to activate shall be valid if the controller sup a reset. This field is specified in 100 hindicates that the maximum times. | 0x1E | |
| 275:272 | 0 | Host Memory Buffer Preferred Size (HMPRE) | This field indicates the preferred allocate for the Host Memory Buf value shall be larger than or equa Minimum Size. If this field is non-Buffer feature is supported. If this Host Memory Buffer feature is no | 0x00 | |
| 279:276 | 0 | Host Memory Buffer Minimum Size (HMMIN) | This field indicates the minimum allocate for the Host Memory Buf field is cleared to 0h, then the hoamount of host memory possible | fer feature in 4KB units. If this st is requested to allocate any | 0x00 |
| 295:280 | 0 | Total NVM Capacity (TNVMCAP) | This field indicates the total NVM The value is in bytes. This field sh Management and Namespace Att supported. | all be supported if Namespace | varies |
| 311:296 | 0 | Unallocated NVM Capacity (UNVMCAP) | This field indicates the unallocate subsystem. The value is in bytes. Namespace Management and Na are supported. | varies | |
| 315:312 O | | | This field indicates if the controlle Protected Memory Blocks (RPMB: | | |
| | | Replay Protected | Bits | Description | |
| | 0 | 1 ' ' | 31:24 | Access Size: If the Number of RPMB Units field is non-zero, then this field indicates the number of 512B units of data | 0x00 |
| | | | | | continued |



| Bytes | O/M | Title | Descr | ription | | Expected Value |
|---------|-----|--|---|---|---|----------------|
| | | | Bits | Descr | iption | |
| | | | | that may be rea RPMB access by or Security Rece for this controll based value. A v indicates suppo of 512B of data If the Number o field is 0h, then be ignored. | eive commands er. This is a 0's value of 0h ort for one unit f RPMB Units | |
| | | | 23:16 | Total Size: If the RPMB Units field in number of 128 in each RPMB si controller. This value. A value o support for one of data. If the Number of field is 0h, then be ignored. | d is non-zero, ndicates the KB units of data upported in the is a 0's based of 0h indicates unit of 128KB | |
| | | | 15:06 | Reserved | | |
| | | | | Authentication field indicates the authentication raccess all RPME controller. The valid are: | he method used to Bs in the | |
| | | | 05:03 | Value | Definition | |
| | | | | 000b | HMAC SHA-256 (refer to RFC 6234) | |
| | | | | 001b to 111b | Reserved | |
| | | | 02:00 | Number of RPM field indicates to RPMB targets the supports. All RF supported shall capabilities as capabilities and support Republic and Security Recommands. | he number of he controller PMB targets have the same lefined in the value of 0h ntroller does olay Protected If this value is the controller he Security Send | |
| 317:316 | 0 | Extended Device Self- test Time (EDSTT) | If the Device Self-test command i indicates the nominal amount of controller takes to complete an e operation when in power state 0. is not supported, then this field is | time in one minut xtended device se If the Device Self | e units that the elf-test | 0x78 |
| | | | | | | continued |



| Bytes | O/M | Title | Description | Expected Value |
|---------|-----|---|--|----------------|
| 318 | 0 | Device Self-test Options (DSTO) | This field indicates the optional Device Self-test command or operation behaviors supported by the controller or NVM subsystem. Bit 0 if set to '1' then the NVM subsystem supports only one device self-test operation in progress at a time. If cleared to '0' then the NVM subsystem supports one device self-test operation per controller at a time. | 0x1 |
| 319 | М | Firmware Update Granularity (FWUG) | This field indicates the granularity and alignment requirement of the firmware image being updated by the Firmware Image Download command (refer to section 5.12). If the values specified in the NUMD field or the OFST field in the Firmware Image Download command do not conform to this granularity and alignment requirement, then the firmware update may fail with status of Invalid Field in Command. For the broadest interoperability with host software, it is recommended that the controller set this value to the lowest value possible. The value is reported in 4KB units (e.g., 1h corresponds to 4KB, 2h corresponds to 8KB). A value of 0h indicates that no information on granularity is provided. A value of FFh indicates there is no restriction (i.e., any granularity and alignment in Dwords is allowed). | 0x1 |
| 321:320 | 0 | Keep Alive Support (KAS) | This field indicates the granularity of the Keep Alive Timer in 100 ms units (refer to section 7.12). If this field is cleared to 0h then Keep Alive is not supported. Keep Alive shall be supported for NVMe over Fabrics implementations. | 0x0 |
| 323:322 | М | Host Controlled Thermal Management Attributes (HCTMA) | This field indicates the attributes of the host controlled thermal management feature. Refer to section 8.4.5. Bits 15:1 are reserved. Bit 0 if set to '1' then the controller supports host controlled thermal management. If cleared to '0' then the controller does not support host controlled thermal management. If this bit is set to '1' then, the controller shall support the Set Features command and Get Features command with the Feature Identifier field set to 10h. | 0x0 |
| 325:324 | 0 | Minimum Thermal Management Temperature (MNTMT) | This field indicates the minimum temperature, in degrees Kelvin, that the host may request in the Thermal Management Temperature 1 field and Thermal Management Temperature 2 field of a Set Features command with the Feature Identifier field set to 10h. A value of 0000h indicates that the controller does not report this field or the host controlled thermal management feature (refer to section 8.4.5) is not supported. | 0x0 |
| 327:326 | 0 | Maximum Thermal Management Temperature (MXTMT) | This field indicates the maximum temperature, in degrees Kelvin, that the host may request in the Thermal Management Temperature 1 field and Thermal Management Temperature 2 field of the Set Features command with the Feature Identifier set to 10h. A value of 0000h indicates that the controller does not report this field or the host controlled thermal management feature is not supported. | 0x0 |
| 331:328 | 0 | Sanitize Capabilities (SANICAP) | This field indicates attributes for sanitize operations. If the Sanitize command is supported then this field shall be non-zero. If the Sanitize command is not supported, then this field shall be cleared to 0h. Bits 31:3 are reserved. Bit 2 if set to '1' then the controller supports the Overwrite sanitize operation. If cleared to '0' then the controller does not support the Overwrite sanitize operation. Bit 1 if set to '1' then the controller supports the Block Erase sanitize operation. If cleared to '0' then the controller does not support the Block Erase sanitize operation. | 0x3 |
| | | | · | continued. |



| Bytes | О/М | Title | Description | Expected Value |
|---------|-----|--|--|--|
| | | | Bit 0 if set to '1' then the controller supports the Crypto Erase sanitize operation. If cleared to '0' then the controller does not support the Crypto Erase sanitize operation. | |
| 511:332 | | | Reserved | |
| | • | | NVM Command Set Attributes | |
| | | | This field defines the required and maximum Submission Queue entry size when using the NVM Command Set. | 0x66 |
| 512 | М | Submission Queue Entry Size (SQES) | Bits 7:4 define the maximum Submission Queue entry size when using the NVM Command Set. This value is larger than or equal to the required SQ entry size. The value is in bytes and is reported as a power of two (2^n). The recommended value is 6, corresponding to a standard NVM Command Set SQ entry size of 64 bytes. Controllers that implement proprietary extensions may support a larger value. | |
| | | | Bits 3:0 define the required Submission Queue Entry size when using the NVM Command Set. This is the minimum entry size that may be used. The value is in bytes and is reported as a power of two (2^n). The required value shall be 6, corresponding to 64. | |
| | | | This field defines the required and maximum Completion Queue entry size when using the NVM Command Set. | 0x44 |
| 513 | М | Completion Queue Entry Size (CQES) | Bits 7:4 define the maximum Completion Queue entry size when using the NVM Command Set. This value is larger than or equal to the required CQ entry size. The value is in bytes and is reported as a power of two (2^n). The recommended value is 4, corresponding to a standard NVM Command Set CQ entry size of 16 bytes. Controllers that implement proprietary extensions may support a larger value. | |
| | | | Bits 3:0 define the required Completion Queue entry size when using the NVM Command Set. This is the minimum entry size that may be used. The value is in bytes and is reported as a power of two (2^n). The required value shall be 4, corresponding to 16. | |
| 515:514 | М | Maximum Outstanding Commands (MAXCMD) | Indicates the maximum number of commands that the controller processes at one time for a particular queue (which may be larger than the size of the corresponding Submission Queue). The host may use this value to size Completion Queues and optimize the number of commands submitted at one time to a particular I/O Queue. This field is mandatory for NVMe over Fabrics and optional for NVMe over PCIe implementations. If the field is not used, it shall be cleared to 0x0. | OxO |
| 519:516 | М | Number of Namespaces (NN) | This field defines the number of valid namespaces present for the controller. Namespaces shall be allocated in order (starting with 1) and packed sequentially. | 0x6F (960GB: 111d) 0x80 (1.92TB, 3.84TB: 128d) |
| | | | This field indicates the optional NVM commands supported by the controller. | 0x4E |
| | | | Bits 15:7 are reserved. | |
| 521:520 | М | | Bit 6 if set to '1' then the controller supports the Timestamp feature. If cleared to '0', then the controller does not support the Timestamp feature. | 0 |
| | | (ONCS) | Bit 5 if set to '1' then the controller supports reservations. If cleared to '0' then the controller does not support reservations. If the controller supports reservations, then it shall support the following commands associated with reservations: Reservation Report, Reservation Register, Reservation Acquire, and Reservation Release. | 0 |
| | | | | continued |



| Bytes | O/M | Title | Description | Expected Value |
|---------|-----|--------------------------------------|--|----------------|
| | | | Bit 4 if set to '1' then the controller supports the Save field in the Set Features command and the Select field in the Get Features command. If cleared to '0' then the controller does not support the Save field in the Set Features command and the Select field in the Get Features command. | 0 |
| | | | Bit 3 if set to '1' then the controller supports the Write Zeroes command. If cleared to '0' then the controller does not support the Write Zeroes command. | 1 |
| | | | Bit 2 if set to '1' then the controller supports the Dataset Management command. | |
| | | | If cleared to '0' then the controller does not support the Dataset Management command. | 1 |
| | | | Bit 1 if set to '1' then the controller supports the Write Uncorrectable command. | |
| | | | If cleared to '0' then the controller does not support the Write Uncorrectable command. | 1 |
| | | | Bit 0 if set to '1' then the controller supports the Compare command. If cleared to '0' then the controller does not support the Compare command. | 0 |
| | | M Fused Operation Support (FUSES) | This field indicates the fused operations that the controller supports. | 0x00 |
| | | | Bits 15:1 are reserved. | |
| 523:522 | М | | Bit 0 if set to '1' then the controller supports the Compare and Write fused operation. If cleared to '0' then the controller does not support the Compare and Write fused operation. Compare shall be the first command in the sequence. | |
| | | | This field indicates attributes for the Format NVM command. | 0x04 |
| | | | Bits 7:3 are reserved. | |
| | | M Format NVM Attributes (FNA) | Bit 2 indicates whether cryptographic erase is supported as part of the secure erase functionality. If set to '1', then cryptographic erase is supported. If cleared to '0', then cryptographic erase is not supported. | 1 |
| 524 | М | | Bit 1 indicates whether secure erase functionality applies to all namespaces or is specific to a particular namespace. If set to'1', then a secure erase of a particular namespace as part of a format results in a secure erase of all namespaces. If cleared to '0', then a secure erase as part of a format is performed on a per namespace basis. | 0 |
| | | | Bit 0 indicates whether the format operation applies to all namespaces or is specific to a particular namespace. If set to '1', then all namespaces shall be configured with the same attributes and a format of any namespace results in a format of all namespaces. If cleared to '0', then the controller supports format on a per namespace basis. | 0 |
| | | | This field indicates attributes related to the presence of a volatile write cache in the implementation. | 0x00 |
| F25 | | Volatile Write Cache | Bits 7:1 are reserved. | |
| 525 | М | M (VWC) | Bit 0 if set to '1' indicates that a volatile write cache is present. If cleared to '0', a volatile write cache is not present. If a volatile write cache is present, then the host may issue Flush commands and control whether it is enabled with Set Features specifying the | |
| l | | I. | | continued |



| Bytes | O/M | Title | Description | Expected Value | | |
|---------|-----|--|--|--|--|--|
| | | | Volatile Write Cache feature identifier. If a volatile write cache is not present, the host shall not issue Flush commands nor Set Features or Get Features with the Volatile Write Cache identifier. | | | |
| 527:526 | М | Atomic Write Unit Normal (AWUN) | This field indicates the atomic write size for the controller during normal operation. This field is specified in logical blocks and is a 0's based value. If a write is issued of this size or less, the host is guaranteed that the write is atomic to the NVM with respect to other read or write operations. A value of FFFFh indicates all commands are atomic as this is the largest command size. It is recommended that implementations support a minimum of 128KB (appropriately scaled based on LBA size). | 0x00 | | |
| 529:528 | М | Atomic Write Unit Power Fail (AWUPF) | This field indicates the atomic write size for the controller during a power fail condition. This field is specified in logical blocks and is a 0's based value. If a write is issued of this size or less, the host is guaranteed that the write is atomic to the NVM with respect to other read or write operations. | 0x00 | | |
| | | | This field indicates the configuration settings for NVM Vendor Specific command handling. | 0x00 | | |
| | | NVM Vendor Specific Command | Bits 7:1 are reserved. | | | |
| 530 | М | Configuration (NVSCC) | Bit 0 if set to '1' indicates that all NVM Vendor Specific Commands use the format defined in Figure 12 of NVMe Spec 1.3c. If cleared to '0' indicates that the format of all NVM Vendor Specific Commands are vendor specific. | 0 | | |
| 531 | М | | Reserved | | | |
| | 0 | | | | This field indicates the size of the write operation guaranteed to be written atomically to the NVM across all namespaces with any supported namespace format for a Compare and Write fused operation. If a specific namespace guarantees a larger size than is reported in this field, then this namespace specific size is reported in the NACWU field in the Identify Namespace data structure. | |
| 533:532 | | Atomic Compare & Write Unit (ACWU) | This field shall be supported if the Compare and Write fused command is supported. | 0x00 | | |
| | | | This field is specified in logical blocks and is a 0's based value. If a Compare and Write is submitted that requests a transfer size larger than this value, then the controller may fail the command with a status code of Invalid Field in Command. If Compare and Write is not a supported fused command, then this field shall be 0h. | | | |
| 535:534 | М | | Reserved | | | |
| | | | This field indicates if SGLs are supported for the NVM Command Set and the particular SGL types supported. | 0xD0002 | | |
| | | | Bits[31:21] Reserved | | | |
| | | SGL Data Block, SGL Segment, and SGL Last Segment descriptor types specifying an offset. If cleared to '0' then the Address field specifying an offset is not supported. Bit 19: If set to '1', then use of a Metadata Pointer (MPTR) that contains an address of an SGL segment containing exactly one SGI | types specifying an offset. If cleared to '0' then the Address field | 0 | | |
| 539:536 | | | contains an address of an SGL segment containing exactly one SGL Descriptor that is Qword aligned is supported. If cleared to '0', then | 0 | | |
| | | | | Bit 18 If set to '1', then the controller supports commands that contain a data or metadata SGL of a length larger than the amount of data to be transferred. If cleared to '0', then the SGL length shall be equal to the amount of data to be transferred. | 0 | |
| | • | | | continued | | |



| Bytes | О/М | Title | Description | Expected Value |
|-----------|-----|--|--|-------------------------|
| | | | Bit 17 If set to '1', then use of a byte aligned contiguous physical buffer of metadata (the Metadata Pointer field in Figure 11 of NVMe Spec 1.3c) is supported. If cleared to '0', then use of a byte aligned contiguous physical buffer of metadata is not supported. | 0 |
| | | | Bit 16 If set to '1', then the SGL Bit Bucket descriptor is supported. If cleared to '0', then the SGL Bit Bucket descriptor is not supported. | 0 |
| | | | Bit[15:3] Reserved | |
| | | | Bit 2: If set to '1', then the controller supports the Keyed SGL Data Blockdescriptor. If cleared to '0', then the controller does not support the Keyed SGL Data Block descriptor. | 0 |
| | | | This field is used to determine the SGL support for the NVM Command Set. Valid values are shown below. Bit [1:0] 00b: SGLs not supported 01b: SGLs are supported. There is no alignment nor granularity requirement for Data Blocks 10b: SGLs are supported. There is a Dword alignment and granularity requirement for Data Blocks (refer to section 4.4). 11b: Reserved | 00 |
| 767:540 | М | | Reserved | |
| 1023:768 | М | NVM Subsystem NVMe Qualified Name (SUBNQN) | This field specifies the NVM Subsystem NVMe Qualified Name as a UTF-8 null-terminated string. | Varies |
| 1791:1024 | | | Reserved | |
| 2047:1792 | | | Refer to the NVMe over Fabric specification. | |
| | | | Power State Descriptors | |
| 2079:2048 | М | Power State 0 Descriptor (PSD0) | This field indicates the characteristics of power state 0. | |
| 2111:2080 | 0 | Power State 1 Descriptor (PSD1) | This field indicates the characteristics of power state 1. | |
| 2143:2112 | 0 | Power State 2 Descriptor (PSD2) | This field indicates the characteristics of power state 2. | |
| 2175:2144 | 0 | Power State 3 Descriptor (PSD3) | This field indicates the characteristics of power state 3. | |
| 2207:2176 | 0 | Power State 4 Descriptor (PSD4) | This field indicates the characteristics of power state 4. | Data Structure in Table |
| 2239:2208 | 0 | Power State 5 Descriptor (PSD5) | This field indicates the characteristics of power state 5. | 50 on page 60 |
| 2271:2240 | 0 | Power State 6 Descriptor (PSD6) | This field indicates the characteristics of power state 6. | |
| 2303:2272 | 0 | Power State 7 Descriptor (PSD7) | This field indicates the characteristics of power state 7. | |
| 2335:2304 | 0 | Power State 8 Descriptor (PSD8) | This field indicates the characteristics of power state 8. | |
| 2367:2336 | 0 | Power State 9 Descriptor (PSD9) | This field indicates the characteristics of power state 9. | |
| | | | | continued |





| Bytes | O/M | Title | Description | Expected Value |
|-----------|-----|--------------------------------------|---|----------------|
| 2399:2368 | 0 | Power State 10 Descriptor (PSD10) | This field indicates the characteristics of power state 10. | |
| 2431:2400 | 0 | Power State 11 Descriptor (PSD11) | This field indicates the characteristics of power state 11. | |
| 2463:2432 | 0 | Power State 12 Descriptor (PSD12) | This field indicates the characteristics of power state 12. | |
| 2495:2464 | 0 | Power State 13 Descriptor (PSD13) | This field indicates the characteristics of power state 13. | |
| 2527:2496 | 0 | Power State 14 Descriptor (PSD14) | This field indicates the characteristics of power state 14. | |
| 2559:2528 | 0 | Power State 15 Descriptor (PSD15) | This field indicates the characteristics of power state 15. | |
| 2591:2560 | 0 | Power State 16 Descriptor (PSD16) | This field indicates the characteristics of power state 16. | |
| 2623:2592 | 0 | Power State 17 Descriptor (PSD17) | This field indicates the characteristics of power state 17. | |
| 2655:2624 | 0 | Power State 18 Descriptor (PSD18) | This field indicates the characteristics of power state 18. | |
| 2687:2656 | 0 | Power State 19 Descriptor (PSD19) | This field indicates the characteristics of power state 19. | |
| 2719:2688 | 0 | Power State 20 Descriptor (PSD20) | This field indicates the characteristics of power state 20. | |
| 2751:2720 | 0 | Power State 21 Descriptor (PSD21) | This field indicates the characteristics of power state 21. | |
| 2783:2752 | 0 | Power State 22 Descriptor (PSD22) | This field indicates the characteristics of power state 22. | |
| 2815:2784 | 0 | Power State 23 Descriptor (PSD23) | This field indicates the characteristics of power state 23. | |
| 2847:2816 | 0 | Power State 24 Descriptor (PSD24) | This field indicates the characteristics of power state 24. | |
| 2879:2848 | 0 | Power State 25 Descriptor (PSD25) | This field indicates the characteristics of power state 25. | |
| 2911:2880 | 0 | Power State 26 Descriptor (PSD26) | This field indicates the characteristics of power state 26. | |
| 2943:2912 | 0 | Power State 27 Descriptor (PSD27) | This field indicates the characteristics of power state 27. | |
| 2975:2944 | 0 | Power State 28 Descriptor (PSD28) | This field indicates the characteristics of power state 28. | |
| 3007:2976 | 0 | Power State 29 Descriptor (PSD29) | This field indicates the characteristics of power state 29. | |
| 3039:3008 | 0 | Power State 30 Descriptor (PSD30) | This field indicates the characteristics of power state 30. | |
| 3071:3040 | 0 | Power State 31 Descriptor (PSD31) | This field indicates the characteristics of power state 31. | |

O = Optional. The content of the word is optional

M = Mandatory. The content of the word is mandatory



Table 49: Vendor Specific Data Structure

| | | Vendor Specific | Expected Value |
|-----------|-----------------------|--|--|
| 3072 | | Vendor Specific (VS): This range of bytes is allocated for vendor specific usage. | |
| 3073 | | Auto Detected PCIe Refclk source | varies |
| 3074 | | Namespace Grow and Shrink support Bits 7:2 are reserved. Bit 1 if set to '1' indicates the controller supports Namespace Shrink operation. If cleared to '0', there is no support for Namespace Shrink operation. Bit 0 if set to '1' indicates the controller supports Namespace Grow operation. If cleared to '0', there is no support for Namespace Grow operation | 0x0 |
| 3075 | Intel Vendor Specific | Stripe size: Specifies the size of the stripe, value is read only and cannot be changed by SW. The value is in units of the minimum memory page size (CAP.MPSMIN) and is reported as a power of two (2^n) 0: Driver assisted striping not supported by FW 1: 8 KiB of user data (i.e. 16 512 byte or 2 4096 byte and extended sectors) 2 16 KiB of user data (i.e. 32 512 byte or 4 4096 byte and extended sectors) 3: 32 KiB of user data (i.e. 64 512 byte or 8 4096 byte and extended sectors) 4: 64 KiB of user data (i.e. 128 512 byte or 16 4096 byte and extended sectors) 5: 128 KiB of user data (i.e. 256 512 byte or 32 4096 byte and extended sectors) | 0x05 |
| 3095:3076 | lnte | Standardized Failure mode String | <variable></variable> |
| 3096 | - | Current PCIe Link Speed field (CLS) | Healthy link would report Gen4 0x04 |
| 3097 | | Negotiated Link Width (NLW) | Healthy link would report 4 lanes 0x04 |
| 3098 | 1 | Bit[31:0] Reserved | N/A |
| 3099 | 1 | Bit[31:0] Reserved | N/A |
| 3107:3100 | 1 | VS_BootloaderVersion | 0x00 |
| 4095:3108 | | Vendor Specific: This range of bytes is allocated for vendor specific usage | Reserved |

Table 50: Power State Descriptors Data Structure

| Bytes | Descr | Expected Value | |
|---------|--|-----------------------------------|-----------|
| 255:184 | Reserved | | |
| | Active Power Scale (APS): This field indicates the scale for the Active Power field. If an Active Power Workload is reported for a power state, then the Active Power Scale shall also be reported for that power state. | | |
| 183:182 | Value | Definition | 0x00 |
| | 00b | Not reported for this power state | |
| | | | continued |



| Bytes | Descr | Expected Value | | |
|---------|--|--|------|--|
| | Value | Definition | | |
| | 01b | 0.0001 W | | |
| | 10b | 0.01 W | | |
| | 11b | Reserved | | |
| 181:179 | Reserved | | | |
| 178:176 | Active Power Workload (APW): This field indicates the power state. This field shall not be "No Workload" unl | | 0x00 | |
| 175:160 | Active Power (ACTP): This field indicates the largest at a 10 second period in this power state with the workly power in Watts is equal to the value in this field multiplield. A value of 0000h indicates Active Power is not re | oad indicated in the Active Power Workload field. The plied by the scale indicated in the Active Power Scale | 0x00 | |
| 159:152 | Reserved | | | |
| | Idle Power Scale (IPS): This field indicates the scale fo | r the Idle Power field. | | |
| | Value | Definition | | |
| | 00b | Not reported for this power state | | |
| 151:150 | 01b | 0.0001 W | 0x00 | |
| | 10b | 0.01 W | | |
| | 11b | Reserved | | |
| 149:144 | Reserved | | | |
| 143:128 | Idle Power (IDLP): This field indicates the typical powe in this power state when idle (i.e., there are no pendin processes). The measurement starts after the NVM su Watts is equal to the value in this field multiplied by the value of 0000h indicates Idle Power is not reported. | g commands, register accesses, nor background bsystem has been idle for 10 seconds. The power in | 0x00 | |
| 127:125 | Reserved | | | |
| 124:120 | Relative Write Latency (RWL): This field indicates the in the value in this field shall be less than the number of supports 16 power states, then valid values are 0 thro | | 0x00 | |
| 119:117 | Reserved | | | |
| 116:112 | Relative Write Throughput (RWT): This field indicates power state. The value in this field shall be less than t controller supports 16 power states, then valid values throughput. | he number of supported power states (e.g., if the | 0x00 | |
| 111:109 | Reserved | | | |
| 108:104 | Relative Read Latency (RRL): This field indicates the re The value in this field shall be less than the number o supports 16 power states, then valid values are 0 thro | f supported power states (e.g., if the controller | 0x00 | |
| 103:101 | Reserved | | | |
| 100:96 | Relative Read Throughput (RRT): This field indicates t power state. The value in this field shall be less than t controller supports 16 power states, then valid values throughput. | he number of supported power states (e.g., if the | 0x00 | |



| Bytes | Description | Expected Value |
|-------|--|-----------------------|
| 95:64 | Exit Latency (EXLAT): This field indicates the maximum exit latency in microseconds associated with entering this power state. | 0x00 |
| 63:32 | Entry Latency (ENLAT): This field indicates the maximum entry latency in microseconds associated with entering this power state. | 0x00 |
| 31:26 | Reserved | |
| 25 | Non-Operational State (NOPS): This field indicates whether the controller processes I/O commands in this power state. If this field is cleared to '0', then the controller processes I/O commands in this power state. If this field is set to '1', then the controller does not process I/O commands in this power state. | 0x00 |
| 24 | Max Power Scale (MXPS): This field indicates the scale for the Maximum Power field. If this field is cleared to '0', then the scale of the Maximum Power field is in 0.01 Watts. If this field is set to '1', then the scale of the Maximum Power field is in 0.0001 Watts. | 0x00 |
| 23:16 | Reserved | |
| 15:00 | Maximum Power (MP): This field indicates the maximum power consumed by the NVM subsystem in this power state. The power in Watts is equal to the value in this field multiplied by the scale specified in the Max Power Scale field. | <variable></variable> |

Table 51: Identify Namespace Data Structure

| | | Identify Namespace Data Structure, NVM Command Set Specific | |
|-------|-----|--|---|
| Bytes | О/М | Description | Expected Value |
| 7:00 | М | Namespace Size (NSZE): This field indicates the total size of the namespace in logical blocks. A namespace of size n consists of LBA 0 through (n - 1). The number of logical blocks is based on the formatted LBA size. This field is undefined prior to the namespace being formatted. | Varies |
| 15:08 | М | Namespace Capacity (NCAP): This field indicates the maximum number of logical blocks that may be allocated in the namespace at any point in time. The number of logical blocks is based on the formatted LBA size. This field is undefined prior to the namespace being formatted. This field is used in the case of thin provisioning and reports a value that is smaller than or equal to the Namespace Size. Spare LBAs are not reported as part of this field. | Equal to NSZE if NS is formatted and attached to the controller; Else undefined. |
| 15.06 | | A value of 0h for the Namespace Capacity indicates that the namespace ID is an inactive namespace ID | Equal to 0 if NS is valid but deleted or detached |
| | | A logical block is allocated when it is written with a Write or Write Uncorrectable command. A logical block may be deallocated using the Dataset Management command, Sanitize, or Write Zeros command. | from controller |
| 23:16 | М | Namespace Utilization (NUSE): This field indicates the current number of logical blocks allocated in the namespace. This field is smaller than or equal to the Namespace Capacity. The number of logical blocks is based on the formatted LBA size. | Equal to NSZE |
| 23:16 | | When using the NVM command set: A logical block is allocated when it is written with a Write or Write Uncorrectable command. A logical block may be deallocated using the Dataset Management command. | |
| | М | Namespace Features (NSFEAT): This field defines features of the namespace. | 0x0 |
| | | Bits 7:4 are reserved. | |
| 24 | | Bit 3 if set to '1' indicates that the non-zero NGUID and non-zero EUI64 fields for this namespace are never reused by the controller. If cleared to '0', then the NGUID and EUI64 values may be reused by the controller for a new namespace created after this namespace is deleted. This bit shall be cleared to '0' if both NGUID and EUI64 fields are cleared to 0h. | 0 |
| | | | continued |



| | 0.00 | 5 | |
|-------|--|---|--|
| Bytes | O/M | Description | Expected Value |
| | | Bit 2 if set to '1' indicates that the controller supports the Deallocated or Unwritten Logical Block error for this namespace. If cleared to '0', then the controller does not support the Deallocated or Unwritten Logical Block error for this namespace. | 0 |
| | | Bit 1 if set to '1' indicates that the fields NAWUN, NAWUPF, and NACWU are defined for this namespace and should be used by the host for this namespace instead of the AWUN, AWUPF, and ACWU fields in the Identify Controller data structure. If cleared to '0', then the controller does not support the fields NAWUN, NAWUPF, and NACWU for this namespace. In this case, the host should use the AWUN, AWUPF, and ACWU fields defined in the Identify Controller data structure in Figure 111 of NVMe Spec 1.3c. | 0 |
| | | Bit 0 if set to '1' indicates that the namespace supports thin provisioning. Specifically, the Namespace Capacity reported may be less than the Namespace Size. When this feature is supported and the Dataset Management command is supported then deallocating LBAs shall be reflected in the Namespace Utilization field. Bit 0 if cleared to '0' indicates that thin provisioning is not supported and the Namespace Size and Namespace Capacity fields report the same value. | 0 |
| | М | Number of LBA Formats (NLBAF): This field defines the number of supported LBA size and metadata size combinations supported by the namespace. LBA formats shall be allocated in order (starting with 0) and packed sequentially. This is a 0's based value. The maximum number of LBA formats that may be indicated as supported is 16. The supported LBA formats are indicated in bytes 128 – 191 in this data structure. The LBA Format fields with an index beyond the value set in this field are invalid and not supported. LBA Formats that are valid, but not currently available may be indicated by setting the LBA Data Size for that LBA Format to 0h. | |
| 25 | | The metadata may be either transferred as part of the LBA (creating an extended LBA which is a larger LBA size that is exposed to the application) or it may be transferred as a separate contiguous buffer of data. The metadata shall not be split between the LBA and a separate metadata buffer. | 0x4 |
| | | It is recommended that software and controllers transition to an LBA size that is 4KB or larger for ECC efficiency at the controller. If providing metadata, it is recommended that at least 8 bytes are provided per logical block to enable use with end-to-end data protection. | |
| | М | Formatted LBA Size (FLBAS): This field indicates the LBA size & metadata size combination that the namespace has been formatted with. | Varies |
| | | Bits 7:5 are reserved. | 0 |
| 26 | creating an extended data LBA. Bit 4 if cleared to | Bit 4 if set to '1' indicates that the metadata is transferred at the end of the data LBA, creating an extended data LBA. Bit 4 if cleared to '0' indicates that all of the metadata for a command is transferred as a separate contiguous buffer of data. | 1 for DIF and 0 for DI based on Format NS |
| | | Bits 3:0 indicates one of the 16 supported combinations indicated in this data structure. This is a 0's based value. | 0, 1, 2, 3, or 4 based of Format |
| | М | Metadata Capabilities (MC): This field indicates the capabilities for metadata. | 0x3 |
| | | Bits 7:2 are reserved. | |
| 27 | | Bit 1 if set to '1' indicates the namespace supports the metadata being transferred as part of a separate buffer that is specified in the Metadata Pointer. Bit 1 if cleared to '0' indicates that the controller does not support the metadata being transferred as part of a separate buffer. | 1 |
| | | Bit 0 if set to '1' indicates that the namespace supports the metadata being transferred as part of an extended data LBA. Specifically, the metadata is transferred as part of the data PRP Lists. Bit 0 if cleared to '0' indicates that the namespace does not support the metadata being transferred as part of an extended data LBA. | 1 |
| 28 | М | End-to-end Data Protection Capabilities (DPC): This field indicates the capabilities for the end-to-end data protection feature. Multiple bits may be set in this field. Protection Information is not supported for format with Metadata size > 8 Bytes. Attempt to Format | Varies |



| | | (or create Namespace) to LBA Format 4 (LBA Data Size = 4096 bytes, Metadata Size = 64 bytes) with Protection Information set to non-zero value will fail with command completion status value Ah - Invalid Format. Bits 7:5 are reserved. Bit 4 if set to '1' indicates that the namespace supports protection information transferred as the last eight bytes of metadata. Bit 4 if cleared to '0' indicates that the namespace does not support protection information transferred as the last eight bytes of metadata. Bit 3 if set to '1' indicates that the namespace supports protection information transferred as the first eight bytes of metadata. Bit 3 if cleared to '0' indicates that the namespace does not support protection information transferred as the first eight bytes of metadata. Bit 2 if set to '1' indicates that the namespace supports Protection Information Type 3. Bit 2 if cleared to '0' indicates that the namespace does not support Protection Information Type 3. Bit 1 if set to '1' indicates that the namespace supports Protection Information Type 2. Bit 1 if cleared to '0' indicates that the namespace does not support Protection Information | 0 0 |
|----|---|--|--------|
| | | Bit 4 if set to '1' indicates that the namespace supports protection information transferred as the last eight bytes of metadata. Bit 4 if cleared to '0' indicates that the namespace does not support protection information transferred as the last eight bytes of metadata. Bit 3 if set to '1' indicates that the namespace supports protection information transferred as the first eight bytes of metadata. Bit 3 if cleared to '0' indicates that the namespace does not support protection information transferred as the first eight bytes of metadata. Bit 2 if set to '1' indicates that the namespace supports Protection Information Type 3. Bit 2 if cleared to '0' indicates that the namespace does not support Protection Information Type 3. Bit 1 if set to '1' indicates that the namespace supports Protection Information Type 2. Bit 1 if cleared to '0' indicates that the namespace does not support Protection Information | 0 |
| | | transferred as the last eight bytes of metadata. Bit 4 if cleared to '0' indicates that the namespace does not support protection information transferred as the last eight bytes of metadata. Bit 3 if set to '1' indicates that the namespace supports protection information transferred as the first eight bytes of metadata. Bit 3 if cleared to '0' indicates that the namespace does not support protection information transferred as the first eight bytes of metadata. Bit 2 if set to '1' indicates that the namespace supports Protection Information Type 3. Bit 2 if cleared to '0' indicates that the namespace does not support Protection Information Type 3. Bit 1 if set to '1' indicates that the namespace supports Protection Information Type 2. Bit 1 if cleared to '0' indicates that the namespace does not support Protection Information | 0 |
| | | transferred as the first eight bytes of metadata. Bit 3 if cleared to '0' indicates that the namespace does not support protection information transferred as the first eight bytes of metadata. Bit 2 if set to '1' indicates that the namespace supports Protection Information Type 3. Bit 2 if cleared to '0' indicates that the namespace does not support Protection Information Type 3. Bit 1 if set to '1' indicates that the namespace supports Protection Information Type 2. Bit 1 if cleared to '0' indicates that the namespace does not support Protection Information | |
| | | 2 if cleared to '0' indicates that the namespace does not support Protection Information Type 3. Bit 1 if set to '1' indicates that the namespace supports Protection Information Type 2. Bit 1 if cleared to '0' indicates that the namespace does not support Protection Information | 0 |
| | | 1 if cleared to '0' indicates that the namespace does not support Protection Information | |
| | | Type 2. | 1 |
| | | Bit 0 if set to '1' indicates that the namespace supports Protection Information Type 1. Bit 0 if cleared to '0' indicates that the namespace does not support Protection Information Type 1. | 0 |
| | М | End-to-end Data Protection Type Settings (DPS): This field indicates the Type settings for the end-to-end data protection feature. | Varies |
| | | Bits 7:4 are reserved. | |
| | | Bit 3 if set to '1' indicates that the protection information, if enabled, is transferred as the first eight bytes of metadata. Bit 3 if cleared to '0' indicates that the protection information, if enabled, is transferred as the last eight bytes of metadata. | |
| 29 | | Bits 2:0 indicate whether Protection Information is enabled and the type of Protection Information enabled. The values for this field have the following meanings: | |
| 29 | | Value | |
| | | 000b (Protection Information is not enabled) | |
| | | 001b (Protection Information is enabled, Type 1) | |
| | | 010b (Protection Information is enabled, Type 2) | |
| | | 011b (Protection Information is enabled, Type 3) | |
| | | 100b – 111b (Reserved) | |
| 30 | 0 | Namespace Multi-path I/O and Namespace Sharing Capabilities (NMIC): This field specifies multi-path I/O and namespace sharing capabilities of the namespace. Bits 7:1 are reserved Bit 0: If set to '1' then the namespace may be accessible by two or more controllers in the NVM subsystem (i.e., may be a shared namespace). If cleared to '0' then the namespace is a private namespace and may only be accessed by the controller that returned this namespace data structure. | 0x00 |
| 31 | 0 | Reservation Capabilities (RESCAP): This field indicates the reservation capabilities of the namespace. A value of 00h in this field indicates that reservations are not supported by this namespace. Bit 7 is reserved | 0x00 |



| Bytes | O/M | Descr | iption | Expected Valu | |
|-------|-----|---|--|----------------------|------|
| | | Bit 6 if set to '1' indicates that the namespace Registrants reservation type. If this bit is clea support the Exclusive Access – All Registrant | red to '0', then the namespace does not | | |
| | | Bit 5 if set to '1' indicates that the namespace Registrants reservation type. If this bit is clea support the Write Exclusive – All Registrants | red to '0', then the namespace does not | | |
| | | Bit 4 if set to '1' indicates that the namespace Only reservation type. If this bit is cleared to the Exclusive Access – Registrants Only reser | | | |
| | | Bit 3 if set to '1' indicates that the namespace Only reservation type. If this bit is cleared to the Write Exclusive – Registrants Only reserv | '0', then the namespace does not support | | |
| | | Bit 2 if set to '1' indicates that the namespace type. If this bit is cleared to '0', then the name Access reservation type. | • • | | |
| | | Bit 1 if set to '1' indicates that the namespace type. If this bit is cleared to '0', then the name reservation type. | · · · | | |
| | | Bit 0 if set to '1' indicates that the namespace capability. If this bit is cleared to '0', then the Through Power Loss Capability. | | | |
| | 0 | Format Progress Indicator (FPI): If a format of the percentage of the namespace that remains | | | |
| 32 | | Bit 7 if set to '1' indicates that the namespace defined by bits 6:0 in this field. If this bit is cl support the Format Progress Indicator and b | e supports the Format Progress Indicator eared to '0', then the namespace does not | 0x00 | |
| | | Bits 6:0 indicate the percentage of the name: value of 25 indicates that 75% of the names; to be formatted). A value of 0 indicates that t specified by the FLBAS and DPS fields in this | pace has been formatted and 25% remains the namespace is formatted with the format | | |
| | | | Deallocate Logical Block Features (DLFEAT): features that affect deallocating logical block | | 0x19 |
| | | Bits 7:5 are reserved | | 0 | |
| 33 | | Bit 4 if set to '1' indicates that the Guard field protection information is set to the CRC for t block and its metadata (excluding protection the Guard field for the deallocated logical blo set to FFFFh | he value read from the deallocated logical information). If cleared to '0' indicates that | 1 | |
| | 0 | Bit 3 if set to '1' indicates that the controller: Zeros command for this namespace. If set to support the Deallocate bit in the Write Zeros be set to the same value for all namespaces | '0' indicates that the controller does not command for this namespace. This bit shall | 1 | |
| | | Bits 2:0 indicate the values read from a deall (excluding protection information). The value | | | |
| | | Value | Definition | | |
| | | 000b | Not reported | 001b | |
| | | 001b | All bytes set to 00h | 010 | |
| | | 010b | All bytes set to FFh | | |
| | 1 | 010b - 111b | Reserved | | |



| Bytes | O/M | Description | Expected Value |
|-------|-----|---|--------------------------------|
| 35:34 | 0 | Namespace Atomic Write Unit Normal (NAWUN): This field indicates the namespace specific size of the write operation guaranteed to be written atomically to the NVM during normal operation. A value of 0h indicates that the size for this namespace is the same size as that reported in the AWUN field of the Identify Controller data structure. All other values specify a size in terms of logical blocks using the same encoding as the AWUN field. | 0x00 |
| 37:36 | 0 | Namespace Atomic Write Unit Power Fail (NAWUPF): This field indicates the namespace specific size of the write operation guaranteed to be written atomically to the NVM during a power fail or error condition. A value of 0h indicates that the size for this namespace is the same size as that reported in the AWUPF field of the Identify Controller data structure. All other values specify a size in terms of logical blocks using the same encoding as the AWUPF field. | 0x00 |
| 39:38 | 0 | Namespace Atomic Compare & Write Unit (NACWU): This field indicates the namespace specific size of the write operation guaranteed to be written atomically to the NVM for a Compare and Write fused command. A value of 0h indicates that the size for this namespace is the same size as that reported in the ACWU field of the Identify Controller data structure. All other values specify a size in terms of logical blocks using the same encoding as the ACWU field. | 0x00 |
| 41:40 | 0 | Namespace Atomic Boundary Size Normal (NABSN): This field indicates the atomic boundary size for this namespace for the NAWUN value. This field is specified in logical blocks. Writes to this namespace that cross atomic boundaries are not guaranteed to be atomic to the NVM with respect to other read or write commands. A value of Oh indicates that there are no atomic boundaries for normal write operations. All other values specify a size in terms of logical blocks using the same encoding as the AWUN field. | 0x00 |
| 43:42 | 0 | Namespace Atomic Boundary Offset (NABO): This field indicates the LBA on this namespace where the first atomic boundary starts. If the NABSN and NABSPF fields are cleared to 0h, then the NABO field shall be cleared to 0h. NABO shall be less than or equal to NABSN and NABSPF. | 0x00 |
| 45:44 | 0 | Namespace Atomic Boundary Size Power Fail (NABSPF): This field indicates the atomic boundary size for this namespace specific to the Namespace Atomic Write Unit Power Fail value. This field is specified in logical blocks. Writes to this namespace that cross atomic boundaries are not guaranteed to be atomic with respect to other read or write commands and there is no guarantee of data returned on subsequent reads of the associated logical blocks. A value of 0h indicates that there are no atomic boundaries for power fail or error conditions. All other values specify a size in terms of logical blocks using the same encoding as the AWUPF field. | 0x00 |
| 47:46 | 0 | Namespace Optimal IO Boundary (NOIOB): This field indicates the optimal IO boundary for this namespace. This field is specified in logical blocks. The host should construct read and write commands that do not cross the IO boundary to achieve optimal performance. A value of 0h indicates that no optimal IO boundary is reported. | 0x100 (512B) or 0x2 (4096B) |
| 63:48 | 0 | NVM Capacity (NVMCAP): This field indicates the total size of the NVM allocated to this namespace. The value is in bytes. This field shall be supported if Namespace Management and Namespace Attachment commands are supported. This field may not correspond to the logical block size multiplied by the Namespace Size field. Due to thin provisioning or other settings (e.g., endurance), this field may be larger or smaller than the Namespace Size reported. | Varies |



| | 1 | Identify Namespace Data Structure, NVM Command Set Specific | I |
|---------|-----|---|--|
| Bytes | O/M | Description | Expected Value |
| 119:104 | 0 | Namespace Globally Unique Identifier (NGUID): This field contains a 128-bit value that is globally unique and assigned to the namespace when the namespace is created. This field remains fixed throughout the life of the namespace and is preserved across namespace and controller operations (e.g., controller reset, namespace format, etc.). This field uses the EUI-64 based 16-byte designator format. Bytes 114:112 contain the 24- bit Organizationally Unique Identifier (OUI) value assigned by the IEEE Registration Authority. Bytes 119:115 contain an extension identifier assigned by the corresponding organization. See the IEEE EUI-64 guidelines for more information. The controller shall specify a globally unique namespace identifier in this field or the EUI64 field when the namespace is created. | Varies based on WWN 8 NSID |
| 127:120 | | IEEE Extended Unique Identifier (EUI64): This field contains a 64-bit IEEE Extended Unique Identifier (EUI-64) that is globally unique and assigned to the namespace when the namespace is created. This field remains fixed throughout the life of the namespace and is preserved across namespace and controller operations (e.g., controller reset, namespace format, etc.). The EUI-64 is a concatenation of a 24-bit or 36-bit Organizationally Unique Identifier (OUI or OUI-36) value assigned by the IEEE Registration Authority and an extension identifier assigned by the corresponding organization. See the IEEE EUI-64 guidelines for more information. The controller shall specify a globally unique namespace identifier in this field or the NGUID field when the namespace is created. If the controller is not able to allocate a | Varies based on OUI +WWN+ #times NS is created |
| 131:128 | М | globally unique 64-bit identifier then this field shall be cleared to 0h. LBA Format 0 Support (LBAF0): This field indicates the LBA format 0 that is supported by the controller. | |
| 135:132 | 0 | LBA Format 1 Support (LBAF1): This field indicates the LBA format 1 that is supported by the controller. | |
| 139:136 | 0 | LBA Format 2 Support (LBAF2): This field indicates the LBA format 2 that is supported by the controller. | |
| 143:140 | 0 | LBA Format 3 Support (LBAF3): This field indicates the LBA format 3 that is supported by the controller. | |
| 147:144 | 0 | LBA Format 4 Support (LBAF4): This field indicates the LBA format 4 that is supported by the controller. | |
| 151:148 | 0 | LBA Format 5 Support (LBAF5): This field indicates the LBA format 5 that is supported by the controller. | |
| 155:152 | 0 | LBA Format 6 Support (LBAF6): This field indicates the LBA format 6 that is supported by the controller. | LBA Format Data Structure in Table 52 or |
| 159:156 | 0 | LBA Format 7 Support (LBAF7): This field indicates the LBA format 7 that is supported by the controller. | page 68 |
| 163:160 | 0 | LBA Format 8 Support (LBAF8): This field indicates the LBA format 8 that is supported by the controller. | |
| 167:164 | 0 | LBA Format 9 Support (LBAF9): This field indicates the LBA format 9 that is supported by the controller. | |
| 171:168 | 0 | LBA Format 10 Support (LBAF10): This field indicates the LBA format 10 that is supported by the controller. | |
| 175:172 | 0 | LBA Format 11 Support (LBAF11): This field indicates the LBA format 11 that is supported by the controller. | |
| 179:176 | 0 | LBA Format 12 Support (LBAF12): This field indicates the LBA format 12 that is supported by the controller. | |
| 183:180 | 0 | LBA Format 13 Support (LBAF13): This field indicates the LBA format 13 that is supported by the controller. | |



| | Identify Namespace Data Structure, NVM Command Set Specific | | | |
|----------|---|---|----------------|--|
| Bytes | O/M | Description | Expected Value | |
| 187:184 | 0 | LBA Format 14 Support (LBAF14): This field indicates the LBA format 14 that is supported by the controller. | | |
| 191:188 | 0 | LBA Format 15 Support (LBAF15): This field indicates the LBA format 15 that is supported by the controller. | | |
| 383:192 | | Reserved | | |
| 4095:384 | 0 | Vendor Specific (VS): This range of bytes is allocated for vendor specific usage. | | |

 $\ensuremath{\mathsf{O}}$ = Optional. The content of the word is optional

M = Mandatory. The content of the word is mandatory

Table 52: LBA Format Data Structure

| Bits | | Description | 512B | 4096B |
|-------|---|--|------|-------|
| 31:26 | Reserved | | | |
| | the LBA format indic controller. Dependir may be performanc better performance | ce (RP): This field indicates the relative performance of cated relative to other LBA formats supported by the ng on the size of the LBA and associated metadata, there e implications. The performance analysis is based on on a queue depth 32 with 4KB read workload. The uses indicated are included in the following table. | 0x02 | 0x02 |
| 25:24 | Value | Definition | | |
| 23.24 | 00b | Best performance | | |
| | 01b | Better performance | | |
| | 10b | Good performance | | |
| | 11b | Degraded performance | | |
| 23:16 | value is reported in 512 bytes) is not su | DS): This field indicates the LBA data size supported. The terms of a power of two (2^n). A value smaller than 9 (i.e. pported. value reported is 0h then the LBA format is not red / used. | 0x09 | OxOC |
| 15:00 | provided per LBA basupport the metada part of a separate co | : This field indicates the number of metadata bytes ased on the LBA Size indicated. The namespace may ta being transferred as part of an extended data LBA or as ontiguous buffer. If end-to-end data protection is enabled, bytes or last eight bytes of the metadata is the protection | 0x00 | 0x00 |



D NVMe Management Interface 1.0a (NVMe MI 1.0a) Supported Command Set

Table 53: NVMe MI 1.0a Supported Command Set

| | Features | O/M | Supported |
|---|---|----------|-----------|
| 126 Assess | Refer to NVMe MI Basic Specification Appendix A | М | Yes |
| I2C Access | VPD Read | М | Yes |
| | MCTP Command Set Endpoint ID | М | Yes |
| | MCTP Command Get Endpoint ID | М | Yes |
| | MCTP Command Get Endpoint UUID | М | No |
| | MCTP Command Get MCTP Version | М | Yes |
| MCTP over SMBus | MCTP Command Get Message Type | М | Yes |
| | MCTP Command Prepare for Endpoint Discovery | 0 | No |
| | MCTP Command Endpoint Discovery | 0 | No |
| | Fairness arbitration | М | No |
| | MCTP packet timing requirements (DSP0237 Page 32) | 0 | Yes |
| | Get Configuration | М | Yes |
| | Set Configuration | М | Yes |
| | Controller Health Status Poll | М | Yes |
| MI Commands MCTP over SMBus | NVMe Subsystem Health Status Poll | М | Yes |
| (from NVMe MI 1.0a specification) | Read NVMe-MI Data Structure | М | Yes |
| | VPD Read | М | Yes |
| | VPD Write | М | Yes |
| | Reset | 0 | No |
| | Resume | М | Yes |
| | Abort | М | Yes |
| MI Primitives MCTP over SMBus (from NVMe MI 1.0a specification) | Get State | М | Yes |
| . , | Replay | М | Yes |
| | Pause | М | Yes |
| | Set/Get Features | М | Yes |
| | Get Log Page | М | Yes |
| | Identify | М | Yes |
| Admin Over NVMe-MI MCTP over | Device Self-test | 0 | Yes |
| SMBus (from NVMe MI 1.0a specification) | Firmware Commit | 0 | Yes |
| | Firmware Image Download | 0 | Yes |
| | Format NVM | 0 | Yes |
| | Namespace attach/detach | 0 | Yes |
| | | <u>'</u> | continued |





| | Features | O/M | Supported |
|--|--|-----|-----------|
| | Namespace management (Create/Delete) | О | Yes |
| | Sanitize | 0 | Yes |
| | Security Receive | 0 | No |
| | Security Send | О | No |
| | NVMe Management Enhancement: Identify Controller | М | Yes |
| MetaData MCTP over SMBus (from NVMe MI 1.0a specification) | NVMe Management Enhancement: Controller Metadata | М | No |
| | NVMe Management Enhancement: Namespace Metadata | М | No |
| | PCIe Configuration Write | 0 | No |
| | PCIe Configuration Read | 0 | Yes |
| PCIe MCTP over SMBus (from NVMe | PCIe I/O Read | 0 | No |
| MI 1.0a specification) | PCIe I/O Write | 0 | No |
| | PCIe Memory Write | 0 | No |
| | PCIe Memory Read | 0 | No |
| Spec 1 Op | NVMe-MI over SMBus | 0 | Yes |
| Spec 1.0a | NVMe-MI over MCTP/VDM/PCIe | 0 | No |
| Spec NVMe 1.3c MI 1.1 | NVMe Admin Commands over NVMe-MI | 0 | No |

- O is optional per NVMe MI 1.0a specification
- M is mandatory per NVMe MI 1.0a specification



E Vital Product Data Structure (0x53)

Each NVM Subsystem with one or more Management Endpoints shall have a FRU Information Device which is compliant with the IPMI Platform Management FRU Information Storage Definition. The VPD shall contain the required elements defined in table below. The size of the VPD is 256 bytes as defined by the IPMI Platform Management FRU Information Storage Definition.

Refer to Appendix A of the NVMe-MI 1.0a Specification on www.nvme.org for Basic Command Management description.

Table 54: Vital Product Data Structure (VPD Elements)

| Byte | Name |
|---------------------|------------------------------|
| 07:00 | Common Header |
| 119:08 | Product Info Area |
| Vendor Specific:120 | MultiRecord Info Area |
| Vendor Specific | Internal Use Area (optional) |
| Vendor Specific | Chassis Info Area (optional) |
| Vendor Specific | Board Info Area (optional) |

The VPD shall be accessible using the VPD Read command. The entire contents of the VPD may be updated using the VPD Write command.

If the NVM Subsystem has a SMBus/I2C interface, the VPD shall be accessible at the SMBus/I2C address of the FRU Information Device using the access mechanism over I2C as defined in the IPMI Platform Management FRU Information Storage Definition. Updating the VPD by writing to the FRU Information Device directly on SMBus/I2C shall not be supported.

VPD records utilize the Type/Length byte format defined in the IPMI Platform Management FRU Information Storage Definition. Type/Length byte encodings utilized in this specification are summarized in the following table

Table 55: Type/Length Byte Format

| Bits | Field Name | Description |
|------|-------------------------|--|
| 7:6 | Type Code | Specifies field encoding 11b – Always corresponds to ASCII in this specification |
| 5:0 | Number of Data Bytes | Specifies field length 000000b indicates that th field is empty |

Table 56: Common Header

| Byte | Factory Default | Description | |
|--|--------------------|--|--|
| 0 | 01h | IPMI Format Version Number (IPMIVER): This field indicates the IPMI Format Version. | |
| 1 | 00h | Internal Use Area Starting Offset (IUAOFF): This field indicates the starting offset in multiples of 8 bytes for the Internal Use Area. A value of 00h may be used to indicate the Internal Use Area is not present. | |
| 2 OOh Chassis Info Area Starting Offset (CIAOFF): This field indicates the starting offset in multiples of 8 bytes for the Chassis Info Area. A value of 00h may be used to indicate the Chassis Info Area is not present. | | | |
| | | continued | |



| Byte | Factory Default | Description | |
|------|--------------------|--|--|
| 3 | 00h | hard Info Area Starting Offset (BIAOFF): This field indicates the starting offset in multiples of 8 bytes for the ard Info Area. A value of 00h may be used to indicate the Board Info Area is not present. | |
| 4 | 01h | Product Info Area Starting Offset (PIAOFF) : This field indicates the starting offset in multiples of 8 bytes for the Product Info Area. | |
| 5 | 0Fh | MultiRecord Info Area Starting Offset (MRIOFF): This field indicates the starting offset in multiples of 8 bytes for the MultiRecord Info Area. | |
| 6 | 00h | Reserved | |
| 7 | Impl Spec | Common Header Checksum (CHCHK): Checksum computed over bytes 0 through 6. The checksum is computed by adding the 8-bit value of the bytes modulo 256 and then taking the 2's complement of this sum. When the checksum and the sum of the bytes module 256 are added, the result should be 0h. | |

Table 57: Product Info Area (Offset 8 Bytes)

| Byte Offset | Factory Default | Description | |
|----------------|--|--|--|
| 0 | 01h | IPMI Format Version Number (IPMIVER): This field indicates the IPMI Format Version. | |
| 1 | 0Eh | Product Info Area Length (PALEN): This field indicates the length of the product info area in multiples of 8 bytes. 112 bytes/8 = 14 = 0x0Eh | |
| 2 | 19h | Language Code (LCODE): This field indicates the language used. A value of 19h is used to indicate English. | |
| 3 | C8h | Manufacturer Name Type/Length (MNTL): This byte indicates the type and length of the Manufacturer Name field. | |
| 11:04 | Byte[1:0]=SV ID=49h 4Eh Byte[7:2]=O UI_ID=54h 45h 4Ch 00h 00h 00h | Manufacturer Name (MNAME): This field indicates the Manufacturer name in 8-bit ASCII. Unused bytes should be NULL characters. The MNAME value shall correspond to "INTEL" in ASCII padded with 0x00. | |
| 12 | D8h | Product Name Type/Length (PNTL): This byte indicates the type and length of the Product Name field. | |
| 36:13 | Impl Spec | Product Name (PNAME): This field indicates the Product name in 8-bit ASCII. Unused bytes should be NULL characters. | |
| 37 | E8h | Product Part/Model Number Type/Length (PPMNNTL): This byte indicates the type and length of the Product Part/Model Number field. | |
| 77:38 | Varies depending on SKU | Product Part/Model Number (PPMN): This field indicates the Product Part/Model Number in 8-bit ASCII. Unused bytes should be NULL characters. | |
| 78 | C2h | Product Version Type/Length (PVTL): This byte indicates the type and length of the Product Part/Model Number field. | |
| 80:79 | 31h 00h | Product Version (PVER): This field indicates the Product Version in 8-bit ASCII. Unused bytes should be NULL characters. | |
| 81 | D4h | Product Serial Number Type/Length (PSNTL): This byte indicates the type and length of the Product Serial Number field. | |
| 101:82 | Impl Spec | This field should contain the same value as the Model Number (NM) field in the NVMe Identify Controller Data Structure | |
| 102 | Oh | Asset Tag Type/Length (ATTL): This byte indicates the type and length of the Asset Tag field. A value of 00h may be used to indicate an Asset Tag is not present. | |
| 103 | Oh | FRU File ID Type/Length (ATTL): This byte indicates the type and length of the FRU File ID field. A value of 00h may be used to indicate a FRU File ID is not present. | |
| | • | continued | |



| Byte Offset | Factory Default | Description | |
|----------------|--------------------|--|--|
| 104 | C1h | End of Record (EOR): A value of C1h in this byte indicates the end of record | |
| 110:105 | | Reserved | |
| 111 | Impl Spec | Product Info Area (PICHK): Checksum computed over bytes 0 through 110. The checksum is computed by adding the 8-bit value of the bytes modulo 256 and then taking the 2's complement of this sum. When the checksum and the sum of the bytes module 256 are added, the result should be 0h. | |

Table 58: NVMe MultiRecord Area

| Byte Offset | Factory Default | Description | | |
|----------------|--------------------|---|---|--|
| 0 | OBh | NVMe Record Type | | |
| 1 | 02h | Bit 7 – end of list; record format version = 2h | | |
| 2 | 3Bh | Record Length (RLE | N): This field indicates the length of the MultiRecord Area in bytes. | |
| 3 | Impl Spec | | This field is used to give the record data a zero checksum (i.e., the modulo 256 sum of the om byte offset 05 through the end of this record plus this checksum byte equals zero) | |
| 4 | Impl Spec | | This field is used to give the record header a zero checksum (i.e., the modulo 256 sum of the tes starting with the first byte of the header plus this checksum byte equals zero. | |
| 5 | 0h | | Area Version Number: This field indicates the version number of this multirecord. This field this version of the specification. | |
| | | Management Endpo | int Form Factor (MEFF): This field indicates the form factor of the Management Endpoint. | |
| | | Value | Definition | |
| | | 0 | Other – unknown | |
| | | 1 – 15 | Reserved | |
| | 11h | 16 | 2.5" Form Factor – unknown | |
| | | 17 | 2.5" Form Factor – U.2 (SFF-8639) 15mm | |
| | | 18 | 2.5" Form Factor – U.2 (SFF-8639) 7mm | |
| | | 19 – 31 | Reserved | |
| | | 32 | CEM add in card – unknown | |
| | | 33 | CEM add in card – Low Profile (HHHL) | |
| 06 | | 34 | CEM add in card – Standard Height Half Length (FHHL) | |
| | | 35 | CEM add in card – Standard Height Full Length (FHFL) | |
| | | 36-47 | Reserved | |
| | | 48 | M.2 module – unknown | |
| | | 49 | M.2 module – 2230 | |
| | | 50 | M.2 module – 2242 | |
| | | 51 | M.2 module – 2260 | |
| | | 52 | M.2 module – 2280 | |
| | | 53 | M.2 module – 22110 | |
| | | 54-63 | Reserved | |
| | | | continued | |



| Byte Offset | Factory Default | Description | | | | |
|----------------|--------------------|---|--|--|--|--|
| | | Value | Definition | | | |
| | | 64 | BGA SSD – unknown | | | |
| | | 65 BGA SSD – 16 x 20mm (M.2 Type 1620) | | | | |
| | | 66 | 66 BGA SSD – 16 x 20mm (M.2 Type 1113) | | | |
| | | 67-79 | Reserved | | | |
| | | 80 | Enterprise and Datacenter SSD Form Factor – unknown | | | |
| | | 81 | E1.S Form Factor – (SFF-TA-1006) 5.9mm | | | |
| | | 82 | E1.S Form Factor – (SFF-TA-1006) 8mm | | | |
| | | 83 | E1.L Form Factor – (SFF-TA-1007) 9.5mm | | | |
| | | 84 | E1.L Form Factor – (SFF-TA-1007) 18mm | | | |
| | | 85 | 3" Short Form Factor – (SFF-TA-1008) 7.5mm | | | |
| | | 86 | 3" Short Form Factor – (SFF-TA-1008) 16.8mm | | | |
| | | 87 | 3" Long Form Factor – (SFF-TA-1008) 7.5mm | | | |
| | | 88 | 3" Long Form Factor – (SFF-TA-1008) 16.8mm | | | |
| | | 89-239 | Reserved | | | |
| | | 240-255 Vendor Specific | | | | |
| | | | | | | |
| 12:07 | | Reserved | | | | |
| 13 | 00h | Initial 1.8V Power Supply Requirements: This field specifies the initial 1.8V power supply requirements in Watts prior to receiving a Set Slot Power message. | | | | |
| 14 | 00h | Maximum 1.8V Power Supply Requirements: This field specifies the maximum 1.8V power supply requirements in Watts. A value of zero indicates that the power supply voltage is not used. | | | | |
| 15 | 00h | | upply Requirements: This field specifies the initial 3.3V power supply requirements in Watts set Slot Power message. rd | | | |
| 16 | 00h | | er Supply Requirements: This field specifies the maximum 3.3V power supply requirements zero indicates that the power supply voltage is not used. | | | |
| 17 | 0h | Reserved | | | | |
| 18 | 02h | | Power Supply Requirements: This field specifies the maximum 3.3V power supply nW units. A value of zero indicates that the power supply voltage is not used. | | | |
| 19 | 00h | Initial 5V Power Supply Requirements: This field specifies the initial 5V power supply requirements in Watts prior to receiving a Set Slot Power message. | | | | |
| 20 | 00h | | Maximum 5V Power Supply Requirements: This field specifies the maximum 5V power supply requirements in Watts. A value of zero indicates that the power supply voltage is not used. | | | |
| 21 | 12h | Initial 12V Power Supply Requirements: This field specifies the initial 12V power supply requirements in Watts prior to receiving a Set Slot Power message. | | | | |
| 22 | 19h | Maximum 12V Power Supply Requirements: This field specifies the maximum 12V power supply requirements in Watts. A value of zero indicates that the power supply voltage is not used. | | | | |
| | · | | continued | | | |



| Byte Offset | Factory Default | Description | |
|----------------|--------------------|---|--|
| 23 | 19h | aximum Thermal Load: This field specifies the maximum thermal load from the NVM Subsystem in Watts. | |
| 36:24 | Same as TNVMCAP | Total NVM Capacity: This field indicates the total NVM capcity of the Management Endpoint in bytes. If the NVM Subsystem supports Namespace Management, then this field should correspond to the value reported in the TNVMCAP field in the NVMe Identify Controller Data structure. A value of 0h may be used to indicate this feature is not supported. | |
| 63:37 | 0h | Reserved | |

Table 59: NVMe PCIe Port MultiRecord Area

| Byte Offset | Factory Default | Description | | | |
|----------------|-------------------------|-------------------------------------|---|--|--|
| 0 | 0Ch | NVMe PCIe P | NVMe PCIe Port Record Type ID | | |
| 1 | 82h | Bit 7 – end of | Bit 7 – end of list; record format version = 2h | | |
| 2 | OBh | Record Lengt | h (RLEN): This field indicates the length of the MultiRecord Area in bytes. | | |
| 3 | Impl Spec | | rsum: This field is used to give the record data a zero checksum (i.e., the modulo 256 sum of the ytes from byte offset 05 through the end of this record plus this checksum byte equals zero) | | |
| 04 | Impl Spec | | ksum : This field is used to give the record header a zero checksum (i.e., the modulo 256 sum of the ord bytes starting with the first byte of the header plus this checksum byte equals zero. | | |
| 5 | 0h | | ort MultiRecord Area Version Number: This field indicates the version number of this multirecord. Il be set to zero in this version of the specification. | | |
| 6 | (PN) field of PXLCAP | | mber: This field contains the PCIe port number. This is the same value as that reported in the Port in the PCIe Link Capabilities Register. | | |
| 7 | 01h | Bits 7 to 1 are Bit 0, if set to | Port Information: This field indicates information about the PCIe Ports in the device. Bits 7 to 1 are reserved. Bit 0, if set to '1' indicates that all PCIe ports within the device have the same capabilities (i.e., the capabilities listed in this structure are consistent across each PCIe port). Single port. | | |
| | | PCIe Link Spe | eed: This field indicates a bit vector of link speeds supported by the PCIe port. | | |
| | | Bit | Definition | | |
| | 0Fh | 7:4 | Reserved | | |
| 08 | | 3 | Set to '1' if the PCIe link supports 16.0 GT/s. Otherwise cleared to '0'. | | |
| | | 2 | Set to '1' if the PCIe link supports 8.0 GT/s. Otherwise cleared to '0'. | | |
| | | 1 | Set to '1' if the PCIe link supports 5.0 GT/s. Otherwise cleared to '0'. | | |
| | | 0 | Set to '1' if the PCIe link supports 2.5 GT/s. Otherwise cleared to '0'. | | |
| | | negotiated lin | m Link Width: The maximum PCIe link width for this NVM Subsystem port. This is the expected k width that the port link trains to if the platform supports it. A Management Controller may value with the PCIe Negotiated Link Width to determine if there has been a PCIe link training issue. | | |
| | | Value | Definition | | |
| 09 | 04h | 0 | Reserved | | |
| | | 1 | PCIe x1 | | |
| | | 2 | PCIe x2 | | |
| | | continued | | | |



| Byte Offset | Factory Default | | Description | | |
|----------------|--------------------|------------------------------|--|--|--|
| | | Value | Definition | | |
| | | 3 | Reserved | | |
| | | 4 | PCIe x4 | | |
| | | 5-7 | Reserved | | |
| | | 8 | PCIe x8 | | |
| | | 9-11 | Reserved | | |
| | | 12 | PCIe x12 | | |
| | | 13-15 | Reserved | | |
| | | 16 | PCIe x16 | | |
| | | 17-31 | Reserved | | |
| | | | PCIe x32 | | |
| | | 33-255 | Reserved | | |
| 10 | Oh | Interface. Bits 7 to 1 ar | prt: This field contains a bit vector that specifies the level of support for the NVMe Management e reserved. '1' indicates that MCTP based management commands are supported on the PCIe port. | | |
| | | Ref Clk Capa | ability: This field contains a bit vector that specifies the PCIe clocking modes supported by the port. | | |
| | | Bit | Definition | | |
| | | 7:4 | Reserved | | |
| 11 | Impl Spec | 3 | Set to '1' if the device automatically uses RefClk if provided and otherwise uses SRIS. Otherwise cleared to '0'. | | |
| | | 2 | Set to '1' if the PCIe link supports Separate ReClk with SSC (SRIS). Otherwise cleared to '0'. | | |
| | | 1 | Set to '1' if the PCIe link supports Separate ReClk with no SSC (SRNS). Otherwise cleared to '0'. | | |
| | | 0 | Set to '1' if the PCIe link supports common ReClk. Otherwise cleared to '0'. | | |
| 15:12 | 00h | Reserved | | | |



F Out-of-Band Command Response Using SMBus (0x6A)

The SMBus slave address to read Subsystem Management Data is 0x6Ah

Refer to Appendix A of the NVMe-MI 1.0a Specification on www.nvme.org for Basic Command Management description.

Table 60: System Management Data Structure (NVMe-MI Commands)

| Command Code | Offset (byte) | | Description | | |
|-----------------|------------------|--|--|--|--|
| | 00 | | Length of Status: Indicates number of additional bytes to read before encountering PEC. This value should always be 6 (06h) in implementations of this version of the spec. | | |
| | 01 | Status Flags (SFLGS): This field indicates the status of Controller 1 in the NVM subsystem. SMBus Arbitration – Bit 7 is set '1' after a SMBus block read is completed all the way to the stop bit without bus contention and cleared to '0' if a SMBus Send Byte FFh is received on this SMBus slave address. Drive Not Ready – Bit 6 is set to '1' when the subsystem cannot process NVMe management commands, and the rest of the transmission may be invalid. If cleared to '0', then the NVM subsystem is fully powered and ready to respond to management commands. This logic level intentionally identifies and prioritizes powered up and ready drives over their powered off neighbors on the same SMBus segment. Drive Functional – Bit 5 is set to '1' to indicate an NVM subsystem is functional. If cleared to '0', then there is an unrecoverable failure in the NVM subsystem and the rest of the transmission may be invalid. Note that this bit may default to '0' after reset and transition to '1' after the NVM Subsystem has completed initialization and this case should not be considered an error Reset Not Required – Bit 4 is set to '1' to indicate the NVM subsystem does not need a reset to resume normal operation. If cleared to '0' then the NVM subsystem has experienced an error that prevents continued normal operation. A controller reset is required to resume normal operation. Port 0 PCIe Link Active – Bit 3 is set to '1' to indicate the first port's PCIe link is up (i.e., the Data Link Control and Management State Machine is in the DL_Active state). If cleared to '0', then the PCIe link is down. Port 1 PCIe Link Active – Bit 2 is set to '1' to indicate the second port's PCIe link is up. If cleared to '0', then the second port's PCIe link is down or not present. Bits 1-0 shall be set to '1'. | | | |
| 0 | 02 | SMART Warnings: This field shall contain the Critical Warning field (byte 0) of the NVMe SMART / Health Information log. Each bit in this field shall be inverted from the NVMe definition (i.e., the management interface shall indicate a '0' value while the corresponding bit is '1' in the log page). Refer to the NVMe specification for bit definitions. If there are multiple controllers in the NVM subsystem, the management endpoint shall combine the Critical Warning field from every controller such that a bit in this field is: Cleared to '0' if any controller in the subsystem indicates a critical warning for that corresponding bit. Set to '1' if all controllers in the NVM subsystem do not indicate a critical warning for the corresponding bit. | | | |
| | 03 | Composite Temperature (CTemp): This field indicates the current temperature in degrees Celsius temperature value is reported, it should be the same temperature as the Composite Temperature from the SMART log of hottest controller in the NVM subsystem. The reported temperature range vendor specific, and shall not exceed the range -60 to +127° C. The 8 bit format of the data is shouldow. This field should not report a temperature when that is older than 5 seconds. If recent data is not available, the NVMe management endpoint should indicate a value of 80h for this field. Value Description O0h-7Eh Temperature is measured in degrees Celsius (0° to 126° C) 7Fh 127° C or higher 80h No temperature data or temperature data is more than 5 seconds old. | | | |
| | | | continued | | |



| Command Code | Offset (byte) | Description | | | |
|-----------------|------------------|---|---|--|--|
| | | Value | Description | | |
| | | 81h | Temperature sensor failure | | |
| | | 82h-C3h | Reserved | | |
| | | C4 | Temperature is -60° C or lower | | |
| | | C5-FFh | Temperature measured in degrees Celsius is represented in twos complement (-1° to -59° C) | | |
| | | | | | |
| | 04 | Percentage Drive Life Used (PDLU): Contains a vendor specific estimate of the percentage of NV subsystem NVM life used based on the actual usage and the manufacturer's prediction of NVM life an NVM subsystem has multiple controllers the highest value is returned. A value of 100 indicate the estimated endurance of the NVM in the NVM subsystem has been consumed, but may not in an NVM subsystem failure. The value is allowed to exceed 100. Percentages greater than 254 sl represented as 255. This value should be updated once per power-on hour and equal the Perce Used value in the NVMe SMART Health Log Page. | | | |
| | 06:05 | Reserved: Shall b | Reserved: Shall be set to 0000h | | |
| | 07 | PEC: An 8 bit CRC calculated over the slave address, command code, second slave address and returned data. Algorithm is in SMBus Specifications. | | | |
| | 08 | Length of identification | ication: Indicates number of additional bytes to read before encountering PEC. This ays be 22 (16h) in implementations of this version of the spec. | | |
| | 10:09 | | byte vendor ID, assigned by the PCI SIG. Should match VID in the Identify Controller use. MSB is transmitted first. | | |
| 8 | 30:11 | | O characters that match the serial number in the NVMe Identify Controller command naracter is transmitted first | | |
| | 31 | | C calculated over the slave address, command code, second slave address and gorithm is in SMBus Specifications. | | |
| 32+ | 255:32 | Vendor Specific – This data structure shall not exceed the maximum read length of 255 specified in the SMBus version 3 specification. Preferably length is not greater than 32 for compatibility with SMBus 2.0, additional blocks shall be on 8 byte boundaries. | | | |



G Out-of-Band Command Response Using SMBus (0x6A Intel Specific)

Table 61: Command Response 0x6A (Intel Specific Vendor Unique Commands)

| Command Code | Offset (byte) | Description | Expected Value |
|-----------------|------------------|--|---|
| | 32 | Length of Intel Corporation's Block: shall be E1h until this spec is updated | 1Eh |
| | 33 | Reserved | 00h |
| | 34 | Power Measurement: Value = 0xff if not implemented or not functional | |
| | 35 | WCTEMP: Minimum Composite Temperature field value in Celsius that indicates an overheating condition during which controller operation continues | 70 |
| | 36 | CCTEMP: This field indicates the minimum Composite Temperature field value that indicates a critical overheating condition. | 73 |
| 32 | 38:37 | Reserved | 00h |
| | 46:39 | Firmware Version: 8 characters, ASCII representation | Varies per firmware release version. FW Revision (FR) from Identify Controller. |
| | 54:47 | Bootloader Version: 8 characters, ASCII representation | Varies per firmware release version |
| | 62:55 | Worldwide Number: Unique 8 Byte of WWN; factory programmed. This field matches Upper and Lower bytes of DSN register in PCIe space | Varies |
| | 63 | PEC: An 8 bit CRC calculated over the slave address, command code, second slave address and returned data. Algorithm is in SMBus Specifications. | Varies |
| | 64 | Length of Status: Indicates number of additional bytes to read before encountering PEC. This value should always be 6 (06h) in implementations of this version of the spec. | |
| 64 | 65 | Status Flags (SFLGS): This field indicates the status of Controller 2 in the NVM subsystem. SMBus Arbitration – Bit 7 is set '1' after a SMBus block read is completed all the way to the stop bit without bus contention and cleared to '0' if a SMBus Send Byte FFh is received on this SMBus slave address. Drive Not Ready – Bit 6 is set to '1' when the subsystem cannot process NVMe management commands, and the rest of the transmission may be invalid. If cleared to '0', then the NVM subsystem is fully powered and ready to respond to management commands. This logic level intentionally identifies and prioritizes powered up and ready drives over their powered off neighbors on the same SMBus segment. Drive Functional – Bit 5 is set to '1' to indicate an NVM subsystem is functional. If cleared to '0', then there is an unrecoverable failure in the NVM subsystem and the rest of the transmission may be invalid. Reset Not Required – Bit 4 is set to '1' to indicate the NVM subsystem does not need a reset to resume normal operation. If cleared to '0' then the NVM subsystem has experienced an error that prevents continued normal operation. A controller reset is required to resume normal operation. Port 0 PCIe Link Active – Bit 3 is set to '1' to indicate the first port's PCIe link is up (i.e., the Data Link Control and Management State Machine is in the DL_Active state). If cleared to '0', then the PCIe link is down. Port 1 PCIe Link Active – Bit 2 is set to '1' to indicate the second port's PCIe link is up. If cleared to '0', then the second port's PCIe link is down or not present. Bits 1-0 shall be set to '1'. | Varies |
| | | Site 1 o Shaki De Set to 1. | continued |



| Command Code | Offset (byte) | | Description | Expected Value |
|-----------------|------------------|--|--|----------------|
| | 66 | SMART Warr of the NVMe inverted from indicate a '0' to the NVMe If there are m endpoint sha that a bit in tl • Cleared t warning f | Varies | |
| | | | l controllers in the NVM subsystem do not indicate a critical he corresponding bit. | |
| | | temperature should be the SMART log of temperature +127° C. The This field sho seconds. If re | emperature (CTemp): This field indicates the current in degrees Celsius. If a temperature value is reported, it e same temperature as the Composite Temperature from the f hottest controller in the NVM subsystem. The reported range is vendor specific, and shall not exceed the range -60 to 8 bit format of the data is shown below. Ould not report a temperature when that is older than 5 secent data is not available, the NVMe management endpoint that a value of 80h for this field. | |
| | 67 | Value | Description | |
| | | 00h-7Eh | Temperature is measured in degrees Celsius (0° to 126° C) | Varies |
| | | 7Fh | 127° C or higher | |
| | | 80h | No temperature data or temperature data is more than 5 seconds old. | |
| | | 81h | Temperature sensor failure | |
| | | 82h-C3h | Reserved | |
| | | C4 | Temperature is -60° C or lower | |
| | | C5-FFh | Temperature measured in degrees Celsius is represented in twos complement (-1° to -59° C) | |
| | 68 | the percentage and the manumultiple continued, by allowed to exas 255. This | Drive Life Used (PDLU): Contains a vendor specific estimate of ge of NVM subsystem NVM life used based on the actual usage ufacturer's prediction of NVM life. If an NVM subsystem has crollers the highest value is returned. A value of 100 indicates nated endurance of the NVM in the NVM subsystem has been ut may not indicate an NVM subsystem failure. The value is seced 100. Percentages greater than 254 shall be represented value should be updated once per power-on hour and equal ge Used value in the NVMe SMART Health Log Page. | Varies |
| | 70:69 | Reserved: Sh | nall be set to 0000h | Varies |
| | 71 | | CRC calculated over the slave address, command code, address and returned data. Algorithm is in SMBus s. | Varies |
| 72+ | 255:72 | Reserved: all | bytes cleared to zero, no PEC | Varies |



H Persistent Event Log Events

The values that may be reported in the Event Type field (refer to section 5.14.1.13 of the NVMe 1.4 Specification) of the event header for events in the Persistent Event log are defined in the following table.

Table 62: Persistent Events

| Туре | Event | NVMe 1.4 Specification Reference Section |
|------|------------------------------|--|
| 00h | Reserved | |
| 01h | SMART / Health Log Snapshot | 5.14.1.13.1.1 |
| 02h | Firmware Commit | 5.14.1.13.1.2 |
| 03h | Timestamp Change | 5.14.1.13.1.3 |
| 04h | Power-on or Reset | 5.14.1.13.1.4 |
| 05h | NVM Subsystem Hardware Error | 5.14.1.13.1.5 |
| 06h | Change Namespace | 5.14.1.13.1.6 |
| 07h | Format NVM Start | 5.14.1.13.1.7 |
| 08h | Format NVM Completion | 5.14.1.13.1.8 |
| 09h | Sanitize Start | 5.14.1.13.1.9 |
| 0Ah | Sanitize Completion | 5.14.1.13.1.10 |

Table 63: SMART / Health Log Snapshot Event Data Format (Event Type 01h)

| Bytes | Description |
|-------|---|
| 511:0 | Event Data: Contains a snapshot of the SMART/Health Information Log data. |

Table 64: Firmware Commit Event Data Format (Event Type 02h)

| Bytes | Description |
|-------|--|
| 07:00 | Old Firmware Revision: Contains the firmware revision of the active firmware before this firmware commit event. |
| 15:08 | New Firmware Revision: Contains the firmware revision for the firmware that was requested to become active. |
| 16 | Firmware Commit Action: Contains the value from the Commit Action field in the Firmware Commit command. |
| 17 | Firmware Slot: Contains the value from the Firmware Slot field in the Firmware Commit command. |
| 18 | Status Code Type for Firmware Commit Command: Contains the status code type from the completion queue entry for the Firmware Commit command. |
| 19 | Status Returned for Firmware Commit Command: Contains the status code from the completion queue entry for the Firmware Commit command. |
| 21:20 | Vendor Assigned Firmware Commit Result Code: Contains a vendor specific value that provides more information about the result of the firmware commit. A value of 0h indicates that no vendor assigned firmware commit result code is provided. |



Table 65: Timestamp Change Event (Event Type 03h)

| Bytes | Description |
|-------|--|
| 07:00 | Previous Timestamp: Contains a timestamp using the format Timestamp – Data Structure for Get Features as defined in Figure 300 of NVMe Spec 1.4 containing the timestamp for the time immediately before the timestamp was changed (i.e., the old timestamp). |
| 15:08 | Milliseconds Since Reset: Contains the time since the last Controller Level Reset reported in milliseconds. |

Table 66: Power-on or Reset Event (Event Type 04h)

| Bytes | Description |
|-------------|---|
| 7:0 | Firmware Revision: Contains the firmware revision that becomes effective when CC.EN transitions from '0' to '1'. |
| EL-VSIL-1:8 | Reset Information List: Contains a list of one or more Controller Reset Information descriptors (refer to NVMe 1.4 Specification Figure 218). If virtualization management is not implemented, then the list shall contain a Controller Reset Information descriptor for every controller in the NVM subsystem. If virtualization management is implemented, then the list shall contain a Controller Reset Information descriptor for every primary controller. The Controller Reset Information descriptor is shown in NVMe 1.4 Specification Figure 218. |

Table 67: NVM Subsystem Hardware Error Event Format (Event Type 05h)

| Bytes | Description |
|-------|--|
| 1:00 | NVM Subsystem Hardware Error Event Code: This field contains a code (refer to NVMe 1.4 Specification Figure 220) indicating the type of NVM subsystem hardware error that is being reported. |
| 3:02 | Reserved |
| 3 | Additional Hardware Information: This field contains additional information about the hardware error event indicated in the NVM Subsystem Hardware Error Event Code field (refer to NVMe 1.4 Specification Figure 220). Where M is the number of bytes of additional hardware error information. This field is omitted if the subsystem hardware error being reported does not contain additional hardware error information. |

Table 68: Change Namespace Event Data Format (Event Type 06h)

| Bytes | Value |
|----------|---|
| 3:00 | Namespace Management CDW10: Contains the value from command Dword 10 of the Namespace Management command that initiated the namespace change event (refer to NVMe 1.4 Specification Figure 264). |
| 7:04 | Reserved |
| 15:08 | Namespace Size (NSZE): For a create operation, contains the NSZE value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the NSZE field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| 31:16:00 | Namespace Capacity (NCAP): For a creation operation, contains the NCAP value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the NCAP field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| 32 | Formatted LBA Size (FLBAS): For a create operation, contains the FLBAS value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the FLBAS field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| | continued |



| Bytes | Value |
|----------|---|
| 33 | End-to-end Data Protection Type Settings (DPS): For a create operation, contains the DPS value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the DPS field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| 34 | Namespace Multi-path I/O and Namespace Sharing Capabilities (NMIC): For a create operation, contains the NMIC value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the NMIC field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| 35 | Reserved |
| 39:36:00 | ANA Group Identifier (ANAGRPID): For a create operation, contains the ANAGRPID value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265), if specified, or contains the ANAGRPID value from the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) after the namespace was created if an ANA Group Identifier was not specified in the command. For a delete operation that specifies a single namespace this field contains the value from the ANAGRPID field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. If ANA Groups are not supported, then the ANAGRPID field shall be cleared to 0h. |
| 41:40:00 | NVM Set Identifier (NVMSETID): For a create operation, contains the NVMSETID value from the Identify Namespace data structure in the Namespace Management command (refer to NVMe 1.4 Specification Figure 265). For a delete operation that specifies a single namespace this field contains the value from the NVMSETID field of the Identify Namespace data (refer to NVMe 1.4 Specification Figure 245) for the namespace being deleted. For a delete operation that specifies all namespaces this field is reserved. |
| 43:42:00 | Reserved |
| 47:44:00 | Namespace ID (NSID): For a create operation, contains the NSID for the namespace that was created. For a delete operation, contains the NSID from CDW1.NSID (i.e., the NSID for the namespace being deleted or FFFFFFFF for a delete operation specifying all namespaces) |

Table 69: Format NVM Start Event Data Format (Event Type 07h)

| Bytes | Description |
|-------|---|
| 03:00 | Namespace Identifier:Contains the namespace identifier specified in the Format NVM command. |
| 04 | Format NVM Attributes (FNA): Contains the value from the identify controller FNA field. |
| 07:05 | Reserved |
| 11:08 | Format NVM Attributes (FNA): Contains the value from command Dword 10 of the Format NVM command (refer to NVMe 1.4 Specification figure 328). |

Table 70: Format NVM Completion Event Data Format (Event Type 08h)

| Bytes | Description |
|-------|--|
| 03:00 | Namespace Identifier: Contains the namespace identifier specified in the Format NVM command. |
| 04 | Smallest Format Progress Indicator: For a Format NVM command that formats a single namespace this field contains the lowest numerical value that was available for reporting in the FPI field of the Identify Namespace data structure (i.e., if the format did not complete successfully and the FPI field is supported then this field contains the percentage of the namespace that remained to be formatted at the time the format NVM command completed, refer to NVMe 1.4 Specification Figure 245) during the format operation. For a Format NVM command that formats all namespaces this field shall be cleared to 0h. |
| 05 | Format NVM Status: Contains the status of the format operation. |
| | continued |



| Bytes | Description | |
|-------|--------------|--|
| | Bits | Definition |
| | 7:2 | Reserved |
| | 1 | Incomplete Format: If set to '1', then the format operation modified one or more LBAs but did not complete successfully. If set to '1', then the Format NVM Error bit shall be set to '1'. If cleared to '0' then then the format operation either did not modify any LBAs or the format operation completed successfully. |
| | 0 | Format NVM Error: If set to '1', then the format operation did not complete successfully. If cleared to '0', then the format operation completed successfully. |
| 07:06 | format opera | Information: Contains a vendor specific value that may provide more information about the completion of the ation (e.g., if the format operation did not complete successfully, then this field may contain a vendor specific code s a vendor specific reason). |
| 11:08 | | Contains the value that was reported in the status code field for the completion queue entry, if any, for the Format associated with this event. If no completion queue entry was reported, then this field shall be cleared to 0h. |

Table 71: Sanitize Start Event Data Format (Event Type 09h)

| Bytes | Description |
|-------|--|
| 03:00 | SANICAP: Contains the contents of the SANICAP field from the Identify Controller data structure. |
| 07:04 | Sanitize CDW10: Contains the value from command Dword 10 of the Sanitize command (refer to NVMe 1.4 Specification Figure 330). |
| 11:08 | Sanitize CDW11: Contains the value from command Dword 11 of the Sanitize command (refer to NVMe 1.4 Specification Figure 331). |

Table 72: Sanitize Completion Event Data Format (Event Type 0Ah)

| Bytes | Description |
|-------|--|
| 1:0 | Sanitize Progress: Contains the sanitize progress at the time of this event using the format specified for the SPROG field in the Sanitize Status log page (refer to section NVMe 1.4 Specification 5.14.1.16.2). |
| 3:2 | Sanitize Status: Contains the sanitize status for the time of this event using the format specified for the SSTAT field in the Sanitize Status log page. (e.g., the Global Data Erase bit indicates the status at the time of this event). |
| 5:4 | Completion Information: Contains a vendor specific value that may provide more information about the completion of the sanitize operation (e.g., if the sanitize operation did not complete successfully, then this field may contain a vendor specific code that indicates a vendor specific reason). |
| 7:6 | Reserved |



SCSI Command Translation

Following SCSI commands are supported:

- Inquiry
- Request Sense
- Mode Sense 6,10
- Mode Select 6,10
- Read Capacity 10,16
- Read 6,10,16
- Write 6,10,16
- Report Luns
- Unmap
- Format Unit
- Log Sense
- Security Protocol In/out
- Synchronize Cache 10,16
- Test Unit Ready
- Write Buffer

Note: Refer to NVM Express: SCSI translation reference doc under nvmexpress.org



J PCIe ID

Table 73: PCIe ID

| ID Name | Description | D5-P5530 U.2 15mm | PCIe Register Location | Identify Controller Location | Vital Product Data Location |
|-------------------------------|---------------------------------|----------------------|---------------------------------------|------------------------------------|--------------------------------|
| Vendor ID (VID) | Vendor ID assigned by PCI-SIG | 0x8086 | PCI Header Offset 00h (bits 15:00) | Bytes 01:00h | Address 3, (size 2B) |
| Device ID (DID) | Device ID assigned by vendor | 0x0B60 | PCI Header Offset 00h (bits 31:16) | NA | NA |
| Subsystem Vendor ID (SVID) | Indicates Sub-system vendor ID | 0x8086 | PCI Header Offset 2Ch (bits 15:00) | Bytes 03:02h | NA |
| Subsystem ID (SSID) | Sub-system identifier | 0xC008 | PCI Header Offset 2Ch (bits 31:16) | NA | NA |



K LED Behavior

There are no LEDs on the drives for the U.2 form factor. The activity GPIO output is routed to Pin11 on the connector for driving an LED on the host system. Activity blink rate is Set Features C9h as described in Section 5.8.3

Activity LED shall be OFF upon drive Shutdown or Not-Ready/Disabled.

Commands over SMBus will not drive any LED activity.

Table 74: LED Behavior

| Drive State | Condition | LED Status (Pin 11 status) | |
|--------------------------|--|---|--|
| Not-Ready (Drive Status) | CSTS.RDY is 0 | OFF | |
| Idle | CSTS.RDY is 1 | Solid Green (ON) (LED color is defined by the host platform) | |
| Ю | Host Outstanding IO count > 0 | Blink with blink rate set as 250ms | |
| Admin Command | NVMe Admin Commands | OFF | |
| Format | NVMe Format Command | Blink w/ blink rate set as 250ms | |
| Shutdown | CC.SHN, both Normal and Abrupt Shutdown, or D3 Power State | OFF | |
| Asserted/Fault State | N/A | OFF | |
| Commands over SMBus | CSTS.RDY is 1 (Drive is ready) | Solid Green (ON) | |
| Commands over SMBus | CSTS.RDY is 0 (Drive not ready) | OFF | |

Notes:

- 1. Blink rate is Set Features C9h as described in Section 5.8.3
- 2. When idle, logic level is low (LED Solid On).
- 3. During IO activity, pin toggles 250msec high, 250msec low signal